- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98071 > S82451KX (INTEL CORP) SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | S82451KX |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144 |
| 封裝： | QFP-144 |
| 文件頁(yè)數(shù)： | 144/180頁(yè) |
| 文件大?。?/td> | 1094K |
| 代理商： | S82451KX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)當(dāng)前第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)
58
PRELIMINARY
82454KX/GX (PB)
A
I/O APIC Range (APICR) Register. This register provides an I/O APIC configuration space. There is no
I/O APIC in the PB or the MC. Note that, the address range between the APIC configuration space and
the High BIOS range (FED00000h–FFDFFFFFh) is always mapped to local memory unless: 1) The
range is above top of physical memory or 2) The High BIOS and APIC ranges are disabled in the PB
and the range falls within a memory gap range.
PCI Frame Buffer (PFB) Register. The PCI Frame Buffer range can start on any 1 MByte boundary
from 1–4 Gbytes and can be 1, 2, 4, 8, 16,or 32 Mbytes.
SMM Range (SMMR) Register along with the SMM Enable (SMME) Register (only when SMMEM#
is asserted). A Pentium Pro processor asserts SMMEM# in its Request Phase if it is operating in
System Management Mode. The default SMRAM area is an address range that is normally mapped
through the PB to the PC compatible video graphics adapter. The PB ignores accesses to this overlaid
address range when the SMMR Register is enabled and SMMEM# is asserted during host bus transac-
tions.
SMM Support. The PB supports System Management Mode by allowing the SMRAM region in the MC to
overlay addresses that are normally mapped to the PCI bus. For cases where 64 Kbytes is insufficient for a
given application, SMRAM can be relocated by the SMMR Register to a different start address set in 64 Kbyte
increments and a maximum range of 1 Mbyte. The SMMR Register should also be used if the Top Of Memory
Register is enabled and SMRAM is placed above normal memory. The SMMR Register is programmed in this
instance to ignore the SMRAM range during SMMEM# accesses, but claim this range for normal accesses
(SMRAM Range overrides Top of Memory).
When the processor receives an SMI#, it invokes an SMI Acknowledge Transaction before entering the SMI
handler routine. The Compatibility PB generates the response phase for an SMI Acknowledge transaction and
also asserts the SMIACT# signal, if SMMEM# is asserted. Once asserted SMIACT# remains asserted until an
SMI Acknowledge transaction occurs with SMMEM# negated. See the Host Bus Interface section for additional
information on SMM mode.
Memory Mapped I/O. The PB allows memory addresses to be mapped to the host bus or to a PCI bus below
the PB. Memory mapped I/O devices can be located anywhere in the PB’s 64 Gbyte address space. The
Frame Buffer Range allows the PB to decode memory mapped I/O space extending up to 4 Gbytes. The
Memory Space Gap and High Memory Gap Registers allow the PB to decode two address ranges extending up
to 64 Gbytes.
Host Transactions to Memory Space. If a memory space address is in one of the above ranges, and that
range is enabled, the PB claims the transaction and forwards it to the PCI bus. Accesses that are not in one of
the enabled ranges and below the top of main memory are assumed to be accesses to main memory and are
not claimed by the PB. The PB (Compatibility PB in an 82454GX dual PB system) is responsible for any
unclaimed transactions on the host bus. Therefore, any memory space access that is above the top of main
memory is claimed by this PB and forwarded to its PCI bus, if enabled in the TSM Register. Otherwise, transac-
tions that are not mapped to any host bus device will time-out. Transactions that time-out on the host bus are
handled by the PB (Compatibility PB in an 82454GX dual PB system) to remove them from the In-Order
Queue. These transactions are not forwarded to PCI.
PCI Transactions to Memory Space. All PCI memory space accesses below the top of main memory (as
programmed in the TSM Register) are forwarded to the host bus, unless they are specifically directed to PCI by
one of the memory space access registers listed at the beginning of this section.
In a dual PB system, the Compatibility and Auxiliary PB default to forwarding all PCI memory space accesses
above the top of memory to the host bus.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S83296SA | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100 |
| SB83296SA | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100 |
| S83C196MH | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| S83C51FB-BB44 | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP44 |
| S83C51FC-5B44 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S82452KX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Data Path Controller |
| S82453KX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
| S82454KX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bus Interface/Controller |
| S8248P12NF | 功能描述:ANTENNA 824-896MHZ 8DBI N FML RoHS:是 類別:RF/IF 和 RFID >> RF 天線 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* |
| S82510 DIE | 制造商:Intel 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。