參數(shù)資料
型號(hào): S82451KX
廠商: INTEL CORP
元件分類(lèi): 微控制器/微處理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144
封裝: QFP-144
文件頁(yè)數(shù): 13/180頁(yè)
文件大?。?/td> 1094K
代理商: S82451KX
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)
A
PCIset Overview
PRELIMINARY
3
PCIset Product Overview
s
PCIset Host Bus Support
Supports Pentium Pro Processor
at 60 MHz, and 66 MHz Bus Speeds
64-Bit Data and 36-Bit Address Bus
Parity Protection on Control
Signals
Dual-Processor Support (450KX)
Up to Eight Deep In-Order Queue
Four Deep Outbound Request
Queue
Four Cache Line Read and Write
Buffers
GTL+ Bus Driver Technology
s
Host-to-PCI Bridge (PB)
Combines Both the Control and
Data Path in a Single Chip
Synchronous PCI Interface
32-bit Address/Data PCI Bus (64-bit
Dual Cycle Address Support)
Parity Protection on All PCI Bus
Signals
Four Deep Inbound Request Queue
Data Collection/Write Assembly of
Line Bursts.
Support for 3.3V & 5V PCI Devices
Available in 304 Pin QFP or 352 pin
BGA
ECC Protection on Host Data Bus
(450GX)
Quad-Processor Support (450GX)
Internal Bridge Arbiter For Two PBs
in a system (450GX)
s Memory Controller (MC)
1 GB Maximum Memory (450KX)
2-Way interleaved and Non-
Interleaved Memory Organizations
Supports 3.3V and 5V SIMMs
Supports Standard 32- or 36-bit
SIMMs or 72-bit DIMMs
Supports 4 Mbit, 16 Mbit, and
64 Mbit DRAM Technology
Single Bit Error Correction, Double
Bit and Nibble Error Detection
Memory Array Power Management
Recovers DRAM Memory Behind
Programmable Memory Gaps
Read Page Hit 8-1-1-1 (at 66 MHz,
60 ns DRAM)
Read Page Miss 11-1-1-1 (66 MHz,
60 ns DRAM)
Read Page Miss + Precharge 14-1-1-
1 (66 MHz, 60 ns DRAM)
Available in 208-Pin QFP for the DC;
240-Pin QFP or 256-Pin BGA for the
DP; 144-Pin QFP for the MIC
s On-Chip Digital PLL (Both PB and MC)
s Test Support (JTAG) (Both PB and MC)
4 GBs Maximum Main Memory (per
82453GX)
4-Way and 2-Way interleaved, and
Non-Interleaved Memory
Organizations (450GX)
Up to Two MCs in a System (450GX)
This document describes both the Intel 450KX and 450GX PCIsets. Unshaded areas apply to both the
PCIsets. Shaded areas, like this one, describe the 450GX operations that differ from the 450KX.
The Intel 450KX/GX PCIsets provide a high-performance system solution for Pentium Pro processor-based
PCI systems by combining high integration, high performance technology with a scalable architecture that is
capable of high throughput for up to four Pentium Pro processors. Scalability provides a wide range of system
solutions from cost-effective uniprocessor systems to high-end multiprocessor systems without sacrificing
performance. For systems requiring extensive I/O (e.g., file servers), a second PB can be easily added
providing two high-performance PCI bus structures. The flexibility of the memory controller permits easy
expansion from a simple non-interleaved organization to a 2-way or 4-way interleaved organization to increase
performance. Extended error checking and logging, ECC, and the ability to build in redundancy (e.g, multiple
processors and dual PCI bridges) provides a comprehensive solution for systems requiring high reliability.
The PCIset may contain design defects or errors known as errata. Current characterized errata are available
upon request.
相關(guān)PDF資料
PDF描述
S83296SA 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100
SB83296SA 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100
S83C196MH 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80
S83C51FB-BB44 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP44
S83C51FC-5B44 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S82452KX 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Data Path Controller
S82453KX 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DRAM Controller
S82454KX 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:PCI Bus Interface/Controller
S8248P12NF 功能描述:ANTENNA 824-896MHZ 8DBI N FML RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF 天線 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
S82510 DIE 制造商:Intel 功能描述: