- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98071 > S82451KX (INTEL CORP) SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | S82451KX |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144 |
| 封裝： | QFP-144 |
| 文件頁數(shù)： | 113/180頁 |
| 文件大?。?/td> | 1094K |
| 代理商： | S82451KX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁當(dāng)前第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁
30
PRELIMINARY
82454KX/GX (PB)
A
2.2.3
CONFDATA—CONFIGURATION DATA REGISTER
Address Offset:
0CFCh
Default:
00000000h
Attribute:
Read/Write
CONFDATA is a 32-bit read/write window into configuration space. The 32-bit portion of configuration space
that is referenced by CONFDATA is determined by the contents of CONFADD. The byte enables during the
0CFCh access select which bytes of the 32-bit window are updated.
2.3
PCI Configuration Space
The PB fully supports mechanism #1 for host accesses to PCI Configuration Space Registers (refer to the PCI
Specification for details on mechanism 1). The PB can perform three types of configuration cycles.
1. An internal access is performed if the Bus Number is 0, and the Device Number selects this PB. No PCI
cycles are generated.
2. A Type 0 translation is performed if the PCI device being configured is on this PB’s PCI bus (the Bus
Number matches the number in the PB’s PCI Bus Number register), and the Device Number is less than
or equal to 15.
3. A Type 1 translation is performed if the device being configured is on another hierarchical PCI bus below
the PB’s PCI bus (the Bus Number is between the PB’s PCI Bus Number and Subordinate PCI Bus
Number).
The PCI Configuration Space protocol requires that all PCI buses in a system be assigned a Bus Number.
Furthermore, bus numbers must be assigned in ascending order within hierarchical buses. Each bridge must
have a register that contains its PCI Bus Number and a register that contains its Subordinate PCI Bus Number.
The PCI Bus Number and Subordinate PCI Bus Number must be loaded by POST code. The Subordinate PCI
Bus Number is the bus number of the last hierarchical PCI bus under the current bridge. (The PCI Bus Number
and Subordinate PCI Bus Number are the same in the last hierarchical bridge.) At the top of the hierarchy, peer
bridges continue the ascending bus numbering scheme. Refer to the PCI specification for additional examples.
For the 450KX/GX, the implementation of the PCI configuration protocol logically maps the configuration
registers of the PB (and MC) to bus number 0. These devices, which are on the host bus, use Device Numbers
16 through 30 (Figure 2). Device numbers below 15 can be used on the PCI bus that uses bus number 0. This
allows a system to be designed with hierarchical PCI buses starting with bus number 0. All bridges have
programmable PCI bus numbers and programmable subordinate PCI bus numbers as described in the PCI
CSE protocol for dual PCI bridge systems. A PB’s bus number register should be programmed to the number of
the PCI bus immediately beneath it. However, the PB’s configuration registers remain at Bus number 0.
The PB is the response agent for CPU accesses to the CONFADD location. The MC snoops writes to this
location. The device selected by the CONFADD Register responds to CONFDATA accesses.
Bits
Description
31:0
Configuration Data Window. If bit 31 of CONFADD=1, an access to CONFDATA I/O space is
mapped to configuration space using the contents of CONFADD.
For the 82454GX, the Compatibility PB is the response agent for CPU accesses to the CONFADD location and
the Auxiliary PB as well as the MCs snoop writes to this location.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S83296SA | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100 |
| SB83296SA | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100 |
| S83C196MH | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| S83C51FB-BB44 | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP44 |
| S83C51FC-5B44 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S82452KX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Data Path Controller |
| S82453KX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
| S82454KX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bus Interface/Controller |
| S8248P12NF | 功能描述:ANTENNA 824-896MHZ 8DBI N FML RoHS:是 類別:RF/IF 和 RFID >> RF 天線 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* |
| S82510 DIE | 制造商:Intel 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。