參數(shù)資料
型號(hào): S82451KX
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144
封裝: QFP-144
文件頁(yè)數(shù): 37/180頁(yè)
文件大小: 1094K
代理商: S82451KX
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)當(dāng)前第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)
PRELIMINARY
123
A
82453KX/GX, 82452KX/GX, 82451KX/GX (MC)
3.0
MC FUNCTIONAL DESCRIPTION
This section describes the MC functions and hardware interfaces including the Memory and I/O Mapping, Host
Bus Interface, DRAM Interface, and Clocks and Reset.
3.1
Memory and I/O Map
The MC provides the interface between the host bus and main memory. The processor memory space is 64
Gbytes (36-bit addressing). An MC can control up to 1 Gbyte of memory for the 450KX and 4 Gbytes of
memory for the 450GX. The MC registers that control memory space access are:
Programmable Attribute Map (PAM[6:0]) Registers. These registers provide Read Only, Write Only,
and Read/Write Disable for fixed memory regions in the PC compatibility area.
Video Buffer Area Enable (VBA) Register. This register enables the A0000–BFFFFh fixed region.
Low Memory Gap (LMG) Register. This register defines a hole in memory located from 1 to 4 Gbytes
on any 1 Mbyte boundary where accesses can be directed to the PCI bus (via the PB). The size can be
1, 2, 4, 8, 16, or 32 Mbytes. This gap must be located below the Memory Gap and High Memory Gap.
The Low Memory Gap is used by ISA devices such as LAN or linear frame buffers that are mapped into
the ISA Extended region, or by any EISA or PCI device.
Memory Gap Registers (MG and MGUA) Registers. These two registers define a hole in memory
located from 1 to 64 Gbytes on any 1 Mbyte boundary where accesses can be directed to the PCI bus
(via the PB). This gap (1, 2, 4, 8,16, or 32 Mbytes in size) must be located above the Low Memory Gap
and below the High Memory Gap areas. The Memory Gap is used by ISA devices (e.g., LAN or linear
frame buffers) that are mapped into the ISA Extended region, or by any EISA or PCI device.
High Memory Gap Registers (HMGSA and HMGEA) Registers. These two registers define a gap in
memory that can be located from 1 to 64 Gbytes on any 1 Mbyte boundary where accesses can be
directed to the PCI bus (via the PB). The size ranges from 1 Mbyte to 64 Gbytes. This gap must be
located above the Memory Gap and the Low Memory Gap areas. The High Memory Gap provides
additional support for memory mapped I/O.
SMMRAM Range (SMMR) Register and the SMMRAM Enable (SMME) Register (Only when
SMMEM# is asserted by the processor.). SM memory can overlap with memory residing on the host
bus or memory normally residing on the PCI bus. When the SM range is enabled, SM accesses are
handled by the MC. If the SMMEM# signal is not asserted, accesses to the MC’s enabled SM Range are
ignored (this allows the SM memory to overlap with memory normally residing on the host bus, since the
SMM Range may also be mapped through another MC range register). The RSMI# signal may be
asserted in the Response Phase by a device in SMM power-down mode. The MC does not assert this
signal.
NOTE:
Since leaving system management mode effectively remaps the system memory space, one must take
care with SMM memory that is cached. If SMMRAM is cast as writeback memory, a WBINVD instruction
must be executed immediately prior to the execution of the RSM instruction which exits SMM mode. This
will force all modified data to be written back while memory is still mapped for SMM.
Base Address (BASEADD) Register. An 82453GX responds to memory accesses between the
address programmed into this register and the calculated top of its memory range (calculated top of
MC memory address = base + memory size + Low Memory Gap size + Memory Gap size + High
Memory Gap size). Note that the DRAM memory behind the memory gaps can be reclaimed.
相關(guān)PDF資料
PDF描述
S83296SA 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100
SB83296SA 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100
S83C196MH 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80
S83C51FB-BB44 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP44
S83C51FC-5B44 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S82452KX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Data Path Controller
S82453KX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller
S82454KX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bus Interface/Controller
S8248P12NF 功能描述:ANTENNA 824-896MHZ 8DBI N FML RoHS:是 類別:RF/IF 和 RFID >> RF 天線 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
S82510 DIE 制造商:Intel 功能描述: