
XRT86SH328
PRELIMINARY
80
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
REV. P1.0.6
detects a B1 byte error within the incoming STS-1/STS-3 data-stream.
`
0 - Indicates that the Detection of B1 Byte Error Interrupt has NOT occurred since the last read of this register.
`
1 - Indicates that the Detection of B1 Byte Error Interrupt has occurred since the last read of this register
BIT 2 - Change of Loss of Frame (LOF) Defect Condition Interrupt Status
This RESET-upon-READ bit-field indicates whether or not the Change of LOF Defect Condition interrupt has occurred
since the last read of this register. The Receive STS-1/STS-3 TOH Processor block will generate this interrupt in
response to either of the following events.
Whenever the Receive STS-1/STS-3 TOH Processor block declares the LOF Defect condition.
Whenever the Receive STS-1/STS-3 TOH Processor block clears the LOF Defect condition.
`
0 - Indicates that the Change of LOF Defect Condition interrupt has NOT occurred since the last read of this register.
`
1 - Indicates that the Change of LOF Defect Condition interrupt has occurred since the last read of this register.
N
OTE
:
The user can determine whether or not the Receive STS-1/STS-3 TOH Processor block is currently declaring
the LOF defect condition by reading out the state of BIT 2 (LOF Defect Declared) within the Receive STS-
1/STS-3 Transport Status Register - Byte 0 (Address Location= 0x0207).
BIT 1 - Change of SEF Defect Condition Interrupt Status
This RESET-upon-READ bit-field indicates whether or not the Change of SEF Defect Condition Interrupt has occurred
since the last read of this register. The Receive STS-1/STS-3 TOH Processor block will generate this interrupt in
response to either of the following events.
Whenever the Receive STS-1/STS-3 TOH Processor block declares the SEF defect condition.
Whenever the Receive STS-1/STS-3 TOH Processor block clears the SEF defect condition.
`
0 - Indicates that the Change of SEF Defect Condition Interrupt has NOT occurred since the last read of this register.
`
1 - Indicates that the Change of SEF Defect Condition Interrupt has occurred since the last read of this register.
N
OTE
:
The user can determine whether or not the Receive STS-1/STS-3 TOH Processor block is currently declaring
the SEF defect condition by reading out the state of BIT 1 (SEF Defect Declared) within the Receive STS-
1/STS-3 Transport Status Register - Byte 0 (Address Location= 0x0207).
BIT 0 - Change of Loss of Signal (LOS) Defect Condition Interrupt Status
This RESET-upon-READ bit-field indicates whether or not the Change of LOS Defect Condition interrupt has occurred
since the last read of this register. The Receive STS-1/STS-3 TOH Processor block will generate this interrupt in
response to either of the following events.
Whenever the Receive STS-1/STS-3 TOH Processor block declares the LOS defect condition.
Whenever the Receive STS-1/STS-3 TOH Processor block clears the LOS defect condition.
`
0 - Indicates that the Change of LOS Defect Condition Interrupt has NOT occurred since the last read of this register.
`
1 - Indicates that the Change of LOS Defect Condition Interrupt has occurred since the last read of this register.
N
OTE
:
The user can determine whether or not the Receive STS-1/STS-3 TOH Processor block is currently declaring
the LOS defect condition by reading out the contents of BIT 0 (LOS Defect Declared) within the Receive STS-
1/STS-3 Transport Status Register - Byte 0 (Address Location= 0x0207).
BIT [7:2] - Unused
T
ABLE
79: R
ECEIVE
STS-1/STS-3 T
RANSPORT
I
NTERRUPT
E
NABLE
R
EGISTER
- B
YTE
2 (A
DDRESS
L
OCATION
=
0
X
020D)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
Change of
AIS-LDefect
Condition
Interrupt
Enable
Change of
RDI-LDefect
Condition
Interrupt
Enable
R/O
R/O
R/O
R/O
R/O
R/O
R/W
R/W
0
0
0
0
0
0
0
0