
XRT86SH328
PRELIMINARY
46
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
REV. P1.0.6
BIT [7:0] - Revision Number Value
This READ-ONLY bit-field is set to the value that corresponds to its revision number. Revision A silicon will be set to
the value 0x01. This register is uses software code to uniquely identify the revision number of this device
BIT [7:1] - Unused
Please set to 0 for normal operation
BIT 0 - Telecom Bus Parity Error Interrupt Status
This RESET-upon-READ bit-field indicates whether or not the Detection of 51.84/155.52Mbps Telecom Bus - Parity
Error interrupt has occurred since the last read of this register bit.
`
0 - Indicates that the Detection of 51.84/155.52Mbps Telecom Bus - Parity Error interrupt has NOT occurred since
the last read of this register bit.
`
1 - Indicates that the Detection of 51.84/155.52Mbps Telecom Bus - Parity Error interrupt has occurred since the last
of this register bit.
N
OTE
:
This register bit is only active if the XRT86SH328 has been configured to operate in the Telecom Bus Mode.
BIT [7:1] - Unused
Please set to 0 for normal operation
BIT 0 - Telecom Bus Parity Error Interrupt Enable
This READ/WRITE bit-field is used to either enable or disable the Detection of 51.84/155.52Mbps Telecom Bus - Parity
Error interrupt.
`
0 - Disables the Detection of 51.84/155.52Mbps Telecom Bus - Parity Error interrupt.
`
1 - Enables the Detection of 51.84/155.52Mbps Telecom Bus - Parity Error interrupt.NOTE: This register bit is only
active if the XRT86SH328 has been configured to operate in the Telecom Bus Mode.
T
ABLE
31: R
EVISION
N
UMBER
V
ALUE
R
EGISTER
- B
YTE
2 (A
DDRESS
= 0
X
0005)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Revision Number Value
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
0
0
0
0
0
0
0
1
T
ABLE
32: O
PERATION
I
NTERRUPT
S
TATUS
R
EGISTER
- B
YTE
0 (A
DDRESS
= 0
X
000B)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
TB Parity Error
Interrupt Status
R/O
R/O
R/O
R/O
R/O
R/O
R/O
RUR/WTC
0
0
0
0
0
0
0
0
T
ABLE
33: O
PERATION
I
NTERRUPT
E
NABLE
R
EGISTER
- B
YTE
0 (A
DDRESS
= 0
X
000F)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
Telecom BusParity
Error Interrupt
Enable
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/W
0
0
0
0
0
0
0
0