
PRELIMINARY
XRT86SH328
289
REV. P1.0.6
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
This RESET-upon-READ bit-field indicates whether or not the Receive DS1 Framer block has generated the Change
of Receive Loop-Back Activation State Interrupt, since the last read of this register. The Receive DS1 Framer block will
generate the Change of Receive Loop-Back Activation State Interrupt in response to either of the following events.
Whenever the Receive DS1 Framer block detects (and validates) the Loop-Back Activate Code (associated
with Code 0) within the incoming DS1 data-stream
Whenever the Receive DS1 Framer block ceases to detect the Loop-Back Activate code (associated with
Code 0) within the incoming DS1 data-stream.
`
0 = Indicates that the Receive DS1 Framer block has NOT generated the Change of Receive Loop-Back Activation
State Interrupt for Code 0 since the last read of this register.
`
1 = Indicates that the Receive DS1 Framer block has generated the Change of Receive Loop-Back Activation State
Interrupt for Code 0 since the last read of this register.
BIT 0 - Change of Receive Loop-Back Deactivation Status Interrupt Status:
This RESET-upon-READ bit-field indicates whether or not the Receive DS1 Framer block has generated the Change
of Receive Loop-Back Deactivation State Interrupt (based upon loop-code Code 0), since the last read of this register.
The Receive DS1 Framer block will generate the Change of Receive Loop-Back Deactivation State Interrupt in
response to either of the following events.
Whenever the Receive DS1 Framer block detects (and validates) the Loop-Back Deactivate Code
(associated with Code 0) within the incoming DS1 data-stream
Whenever the Receive DS1 Framer block ceases to detect the Loop-Back Deactivate code (associated with
Code 0) within the incoming DS1 data-stream.
`
0 = Indicates that the Receive DS1 Framer block has NOT generated the Change of Receive Loop-Back Deactivation
State Interrupt for Code 0 since the last read of this register.
`
1 = Indicates that the Receive DS1 Framer block has generated the Change of Receive Loop-Back Deactivation State
Interrupt for Code 0 since the last read of this register.
BIT7 - Reserved:
BIT6 - Change of AUXP State Interrupt Enable:
This READ/WRITE bit-field is used to either enable or disable the Change of AUXP State Interrupt. If the user enables
the Change of AUXP State Interrupt, then the Receive DS1 Framer block will generate the Change of AUXP State
Interrupt in response to the following events.
Whenever it begins to detect the AUXP Pattern within the incoming DS1 data-stream, and
Whenever it ceases to detect the AUXP Pattern within the incoming DS1 data-stream.
`
0 = Disables the Change of AUXP State Interrupt.
`
1 = Enables the Change of AUXP State Interrupt
BIT 5 - Reserved
BIT 4 - Change of CRC-4 to Non-CRC-4 Internetworking Status Interrupt Enable:
T
ABLE
427: T1 F
RAMER
I
NTERRUPT
R
EGISTER
- R
ECEIVE
L
OOP
-B
ACK
C
ODE
I
NTERRUPT
E
NABLE
R
EGISTER
- C
ODE
0 (A
DDRESS
= 0
X
NB0B,
WHERE
N
RANGES
IN
VALUE
FROM
0
X
01
TO
0
X
38)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved
Change of
AUXP State
Interrupt
Enable
Reserved
Change of
CRC-4 to
Non-CRC-4
Inter-Net-
working
State
Interrupt
Enable
Reserved
Change of
Receive
Loop-Back
Activation
Interrupt
Enable -
Code 0
Change of
Receive
Loop-Back
Deactivation
Interrupt
Enable -
Code 0
R/O
R/W
R/O
R/W
R/O
R/O
R/W
R/W
0
0
0
0
0
0
0
0