
PRELIMINARY
XRT86SH328
239
REV. P1.0.6
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
See
Table 338
above for bit descriptions, substituting Channel [27:24] for Channel [3:0].
BIT [7:0] - See
Table 339
above, for bit descriptions, substituting Channel [27:24] for Channel [3:0].
BIT [7:6] - Unused:
BIT 5 - DS2 COFA (Change of Framing Alignment) Interrupt Enable:
This READ/WRITE bit-field is used to either enable or disable the DS2 Change of Framing Alignment interrupt for DS2
Channel # 1. If the user enables this interrupt, then the M12 De-MUX block will generate an interrupt anytime it has
detected a change in DS2 framing alignment within the incoming DS2 data-stream.
`
0 - Disables the DS2 COFA Interrupt for DS2 Channel 1.
`
1 - Enables the DS2 COFA Interrupt for DS2 Channel 1.
T
ABLE
350: DS3 F
RAMER
B
LOCK
- M12 L
OOP
-
BACK
I
NTERRUPT
S
TATUS
/E
NABLE
R
EGISTER
- 7 (A
DDRESS
=
0
X
0E9F)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 27
Interrupt
Status
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 26
Interrupt
Status
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 25
Interrupt
Status
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 24
Interrupt
Status
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 27
Interrupt
Enable
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 26
Interrupt
Enable
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 25
Interrupt
Enable
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 24
Interrupt
Enable
RUR
RUR
RUR
RUR
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
T
ABLE
351: DS3 F
RAMER
B
LOCK
- M12 L
OOP
-
BACK
S
TATUS
R
EGISTERS
- 7 (A
DDRESS
= 0
X
0EA0)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved
M12 Loop-
Back
Request Sta-
tus - DS1
Channel 27
M12 Loop-
Back
Request Sta-
tus - DS1
Channel 26
M12 Loop-
Back
Request Sta-
tus - DS1
Channel 25
M12 Loop-
Back
Request Sta-
tus - DS1
Channel 24
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
0
0
0
0
0
0
0
0
T
ABLE
352: DS3 F
RAMER
B
LOCK
- DS2 # 1 F
RAMER
I
NTERRUPT
E
NABLE
R
EGISTER
(A
DDRESS
= 0
X
0EA1)
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Unused
DS2 COFA
Interrupt
Enable
Change of
DS2 LOF
Defect
Condition
Interrupt
Enable
Change of
DS2
FERF/RDI
Defect
Condition
Interrupt
Enable
Change of
DS2 RED
Alarm Defect
Condition
Interrupt
Enable
Change of
DS2 AIS
Defect
Condition
Interrupt
Enable
Change of
State of
Reserved Bit
(G.747)
Interrupt
Enable
R/O
R/O
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0