
PRELIMINARY
XRT86SH328
45
REV. P1.0.6
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
N
OTE
:
To operate the XRT986SH328 in an Interrupt-Driven Manner, this bit-field must be set to a logic 1.
BIT7 - Reserved
BIT6 - Receive Clock Detect
This READ/WRITE bit-field is used to enable or disable the Receive Clock Detect feature. If this feature is enabled, then
the Receive STS-1/STS-3 circuitry will check for the existence of the 6.48MHz or 19.44MHz clock signal (through the
Receive STS-1/STS-3 Telecom Bus Interface). If none of these clock signals are present, then the Receive STS-1/STS-3
TOH Processor block and each of the 1 (or 3) Receive SONET POH Processor block circuitry will automatically switch over
and use the 19.44MHz clock signal that is applied to the Tx19_51MHz input pin (Ball R3) as there timing source.
`
0 - Disables the Receive Clock Detect feature.
`
1 - Enables the Receive Clock Detect feature.
BIT [5:4] = Reserved
BIT 3 -
Burst Enable
This READ/WRITE bit-field is used to either enable or disable Burst Mode operation within the Microprocessor Interface.
`
0 - Disables Burst Mode operation.
`
1 - Enables Burst Mode operation
BIT 2 - BIT 1 - Reserved
BIT 0 - SWReset - SONET Block
This READ/WRITE bit-field is used to command a software reset to the SONET/SDH block. If a software reset to the
SONET/SDH blocks is invoked, then all of the internal state machines will be reset to their default conditions and each
of the following blocks will undergo a re-frame operation.
The Receive STS-1/3 TOH Processor block
Each of the three (3) Receive SONET POH Processor blocks
Each of the three (3) VT Mapper Blocks
A 0 to 1 transition, within this bit-field commands this Software Reset.
N
OTE
:
This Software Reset does not reset the command registers to their default state. This can only be achieved by
executing a Hardware RESET (e.g., by pulling the RESET_L* input pin LOW).
BIT [7:0] - Device ID Value
This READ-ONLY bit-field is set to the value 0x50 and is used's software code to uniquely identify this device as being the
XRT86SH328.
T
ABLE
29: O
PERATION
C
ONTROL
R
EGISTER
- B
YTE
0 (A
DDRESS
= 0
X
0003)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved
Receive
Clock Detect
Reserved
Burst Enable
Reserved
SWRESET
R/W
R/W
R/O
R/O
R/W
R/O
R/O
R/W
0
1
0
0
0
0
0
0
T
ABLE
30: D
EVICE
ID V
ALUE
R
EGISTER
- B
YTE
3 (A
DDRESS
= 0
X
0004)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Device ID Value
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
0
1
0
1
0
0
0
0