
XRT86SH328
PRELIMINARY
122
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
REV. P1.0.6
1.
it will increment this 32 bit counter by the number of bits, within the B3 byte (of each incoming STS-1/STS-3
SPE) that are in error.
2.
f the Receive STS-1 POH Processor block is configured to count B3 byte errors on a per-frame basis,
then it will increment this 32 bit counter each time that it receives an STS-1/STS-3 SPE that contains an erred
B3 byte.
If the Receive STS-1 POH Processor block is configured to count B3 byte errors on a per-bit basis, then
BIT [7:0] - REI-P Event Count - MSB
This RESET-upon-READ register, along with Receive STS-1 Path - REI-P Error Count Register - Bytes 2 through 0,
function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a Path -
Remote Error Indicator event within the incoming STS-1/STS-3 SPE data-stream.
N
OTES
:
1.
If the Receive STS-1 POH Processor block is configured to count REI-P events on a per-bit basis, then it will
increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte within each
incoming STS-1/STS-3 SPE.
2.
If the Receive STS-1 POH Processor block is configured to count REI-P events on a per-frame basis, then it will
increment this 32 bit counter each time that it receives an STS-1/STS-3 SPE that contains a non-zero REI-P
value.
BIT [7:0] - REI-P Event Count (Bits 23 through 16)
This RESET-upon-READ register, along with Receive STS-1 Path - REI-P Error Count Register - Bytes 3, 1 and 0,
function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a Path -
Remote Error Indicator event within the inconing STS-1/STS-3 SPE data-stream.
N
OTES
:
1.
If the Receive STS-1 POH Processor block is configured to count REI-P events on a per-bit basis, then it
will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte within each
incoming STS-1/STS-3 frame.
2.
If the Receive STS-1 POH Processor block is configured to count REI-P events on a per-frame basis,
then it will increment this 32 bit counter each time that it receives an STS-1/STS-3 SPE that contains a non-
zero REI-P value.
T
ABLE
147: R
ECEIVE
STS-1 P
ATH
- REI-P E
VENT
C
OUNT
R
EGISTER
- B
YTE
3 (A
DDRESS
L
OCATION
= 0
X
029C)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
REI-P Event_Count[31:24]
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0
T
ABLE
148: R
ECEIVE
STS-1 P
ATH
- REI-P E
VENT
C
OUNT
R
EGISTER
- B
YTE
2 (A
DDRESS
L
OCATION
= 0
X
029D)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
REI-P_Event_Count[23:16]
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0
T
ABLE
149: R
ECEIVE
STS-1 P
ATH
- REI-P E
VENT
C
OUNT
R
EGISTER
- B
YTE
1 (A
DDRESS
L
OCATION
= 0
X
029E)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
REI-P_Event_Count[15:8]
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0