
PRELIMINARY
XRT86SH328
173
REV. P1.0.6
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
BIT[7:1] - Reserved
BIT 0 - Gap Clock in Egress T1/E1
This READ/WRITE bit-field permits the user to apply some "clock-smoothing" to the Egress Direction T1/E1 signals prior
to being routed to the Transmit DS1/E1 LIU Block, as depicted below.
`
0 - Configures the chip to perform "clock-smoothing" on all Egress Direction T1/E1 signals prior to being routed to the
Transmit DS1/E1 LIU Blocks.
`
1- Disables this "clock-smoothing" feature.
BIT[7:2] - Reserved:
BIT 1 - Received_R:
When a DS3 signal is de-mapped from an STS-1/STS-3 SPE (in SONET) or a VC-3 (in SDH), there are numerous bits
that were also stuffed into the STS-1/STS-3 SPE or the VC-3 in order to accommodate the frequency differences
between DS3 and an STS-1/STS-3 SPE or an SDH VC-3.
One such bit is referred to as an R bit. Currently, the standards do not define a use for these bits. Hence, this bit can
be used as a proprietary communication link between two pieces of equipment.
This READ-ONLY bit-field contains the value of the R bits within the most recently received STS-1/STS-3 SPE or SDH
VC-3.
N
OTE
:
The XRT86SH328 includes a corresponding READ/WRITE register bit, in which one can set the value for the R
bits, in the outbound STS-1/STS-3 SPE or SDH VC-3. This register bit is located in BIT 1 (Default_R) within the
DS3 Mapper Block - Control Register - Byte 1 (Address = 0x0D02).
BIT 0 - Received_O:
When a DS3 signal is de-mapped from an STS-1/STS-3 SPE (in SONET) or a VC-3 (in SDH), there are numerous bits
that were also stuffed into the STS-1/STS-3 SPE or the VC-3 in order to accommodate the frequency difference
between DS3 and an STS-1/STS-3 SPE or an SDH VC-3.
One such bit is referred to as an O bit. Currently, the standards do not define a use for these bits. Hence, this bit can
be used as a proprietary communication link between two pieces of equipment.
This READ-ONLY bit-field contains the value of the O bits within the most recently received STS-1/STS-3 SPE or SDH
VC-3.
N
OTE
:
The XRT86SH328 includes a corresponding READ/WRITE register bit, in which one can set the value for the R
bits, in the outbound STS-1/STS-3 SPE or SDH VC-3. This register bit is located in BIT 1 (Default R) within the
DS3 Mapper Block - Control Register - Byte 1 (Address = 0x0D02).
T
ABLE
228: DS3 M
APPER
B
LOCK
- C
ONTROL
R
EGISTER
- B
YTE
0 (A
DDRESS
L
OCATION
= 0
X
0D03)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved
Gap Clock in
Egress T1/E1
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/W
0
0
0
0
0
0
0
0
T
ABLE
229: DS3 M
APPER
B
LOCK
- R
ECEIVE
S
TATUS
R
EGISTER
- B
YTE
1 (A
DDRESS
L
OCATION
= 0
X
0D06)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved
Received_R
Received_O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
0
0
0
0
0
0
1
1