
PRELIMINARY
XRT86SH328
57
REV. P1.0.6
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
BIT 7 - Telecom Bus Enable
This READ/WRITE is used to either enable or disable the 51.84/155.52Mbps Telecom Bus Interface.
`
0 - Telecom Bus Interface is Disabled:STS-1/STS-3 data will output via the STS-1/STS-3 Serial Interface.
`
1 - Telecom Bus Interface is Enabled:In this selection, both the Transmit and Receive STS-1/STS-3 Telecom Bus
Interfaces will be enabled.
BIT 6 - Telecom Bus Tri-state
This READ/WRITE bit-field is used to tri-state the Telecom Bus Interface.
`
0 - Telecom Bus Interface is NOT tri-stated.
`
1 - Telecom Bus Interface is tri-stated.
N
OTE
:
This READ/WRITE bit-field is ignored if the STS-1/STS- 3 Transmit and Receive STS-1/STS-3 Telecom Bus
Interfaces are disabled.
BIT 5 - Unused
BIT 4-
Telecom Bus Parity Type
This READ/WRITE bit-field is used to define the parameters, over which Telecom Bus parity will be computed.
`
0 - Parity is computed/verified over the Transmit STS-1/STS-3 and Receive Telecom Bus - data bus pins (e.g.,
TXA_D[7:0] and RXD_D[7:0]).If the user implements this selection, then the following will happen.
a.
The Transmit STS-1/STS-3 Telecom Bus Interface will compute and output parity (via the TXA_DP output pin)
based upon and coincident with the data being output via the TXA_D[7:0] output pins.
b.
The STS-1/STS-3 Receive Telecom Bus Interface will compute and verify the parity data (which is input via
the RXD_DP input pin) based upon the data which is being input (and latched) via the RXD_D[7:0] input pins.
`
1 - Parity is computed/verified over the Transmit STS-1/STS-3 and Receive Telecom Bus - data bus pins (e.g.,
TXA_D[7:0] and RXD_D[7:0]), the C1J1 and PL input/output pins.
`
If the user implements this selection, then the following will happen.
a.
The Transmit STS-1/STS-3 Telecom Bus Interface will compute and output parity (via the TXA_DP output)
based upon and coincident with (1) the data being output via the TXA_D[7:0] output pins, (2) the state of the
TXA_PL output pin, and (3) the state of the TXA_C1J1 output pin.
b.
The Receive STS-1/STS-3 Telecom Bus Interface will compute and verify the parity data (which is input via
the RXD_DP input pin) based upon (1) the data which is being input (and latched) via the RXD_D[7:0] input
pins, (2) the state of the RXD_PL input pin, and (3) the state of the RXD_C1J1 input pin.
N
OTES
:
1.
This bit-field is disabled if the STS-1/STS-3 Telecom Bus is disabled.
2.
The user can configure the STS-1/STS-3 Telecom Bus to compute with either even or odd parity, by
writing the appropriate data into BIT 2 (Telecom Bus Parity - Odd), within this register.
BIT 3 - Telecom Bus - J1 Indicator Only:
This READ/WRITE bit-field is used to configure how the Transmit STS-1/STS-3 and Receive Telecom Bus interface
handles the TXA_C1J1 and RXD_C1J1 signals, as described below.
`
0 - C1 and J1 Bytes
This selection configures the following.
a.
The Transmit STS-1/STS-3 Telecom Bus to pulse the TXA_C1J1V1_FP output coincident to whenever the
C1 and J1 bytes are being output via the TXA_D[7:0] output pins.
T
ABLE
44: STS-3/STS-1/STS-3 T
ELECOM
B
US
C
ONTROL
R
EGISTER
- B
YTE
0 (A
DDRESS
= 0
X
0037)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Telecom Bus
ON
Telecom Bus
Disable
Unused
Telecom Bus
Parity Type
Telecom Bus
J1 Only
Telecom Bus
Parity Odd
Telecom Bus
Parity
Enable
Rephase
STS-1
R/W
R/W
R/O
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
1