參數(shù)資料
型號: XRT86SH328
廠商: Exar Corporation
元件分類: 通信及網(wǎng)絡(luò)
英文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
文件頁數(shù): 85/339頁
文件大小: 1996K
代理商: XRT86SH328
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁當前第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁第317頁第318頁第319頁第320頁第321頁第322頁第323頁第324頁第325頁第326頁第327頁第328頁第329頁第330頁第331頁第332頁第333頁第334頁第335頁第336頁第337頁第338頁第339頁
PRELIMINARY
XRT86SH328
75
REV. P1.0.6
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
Unstable Defect" Condition.
`
1 - Indicates that the Receive STS-1/STS-3 TOH Processor block is currently declaring the "K1, K2 Byte Unstable
Defect" Condition.
BIT 4 - SF (Signal Failure) Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STS-1/STS-3 TOH Processor block is currently
declaring the SF defect condition. The Receive STS-1/STS-3 TOH Processor block will declare the SF defect condition
anytime it has determined that the number of B2 byte errors (measured over a user-selected period of time) exceeds a
certain user-specified B2 Byte Error threshold.
`
0 - Indicates that the Receive STS-1/STS-3 TOH Processor block is NOT currently declaring the SF Defect condition.
This bit is set to "0" when the number of B2 byte errors (accumulated over a given interval of time) does not exceed the
"SF Defect Declaration" threshold.
`
1 - Indicates that the Receive STS-1/STS-3 TOH Processor block is currently declaring the SF Defect condition.
This bit is set to "1" when the number of B2 errors (accumulated over a given interval of time) does exceed the "SF
Defect Declaration" threshold
BIT 3 - SD (Signal Degrade) Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STS-1/STS-3 TOH Processor block is currently
declaring the SD defect condition. The Receive STS-1/STS-3 TOH Processor block will declare the SD defect condition
anytime it has determined that the number of B2 byte errors (measured over a user-selected period of time) exceeds a
certain user-specified B2 Byte Error threshold.
`
0 - Indicates that the Receive STS-1/STS-3 TOH Processor block is NOT currently declaring the SD Defect condition.
This bit is set to 0 when the number of B2 errors (accumulated over a given interval of time) does not exceed the SD
Declaration threshold.
`
1 - Indicates that the Receive STS-1/STS-3 TOH Processor block is currently declaring the SD Defect condition.
This bit is set to 1 when the number of B2 errors (accumulated over a given interval of time) does exceed the SD Defect
Declaration threshold.
BIT 2 - LOF (Loss of Frame) Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STS-1/STS-3 TOH Processor block is currently
declaring the LOF defect condition. The Receive STS-1/STS-3 TOH Processor block will declare the LOF defect
condition if it has been declaring the SEF condition for 24 consecutive STS-1/STS-3 frame periods. Once the Receive
STS-1/STS-3 TOH Processor block has declared the LOF defect condition, then the Receive STS-1/STS-3 TOH
Processor block will clear the LOF defect if it has not been declaring the SEF condition for 3ms (or 24 consecutive STS-
1/STS-3 frame periods).
`
0 - Indicates that the Receive STS-1/STS-3 TOH Processor block is NOT currently declaring the LOF defect condition.
`
1 - Indicates that the Receive STS-1/STS-3 TOH Processor block is currently declaring the LOF defect condition.
BIT 1 - SEF (Severely Errored Frame) Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STS-1/STS-3 TOH Processor block is currently
declaring the SEF defect condition. The Receive STS-1/STS-3 TOH Processor block will declare the SEF defect
condition if it detects Framing Alignment byte errors in four consecutive STS-1/STS-3 frames. Once the Receive TOH
Processor block declares the SEF defect condition, the Receive STS-1/STS-3 TOH Processor block will then clear the
SEF defect condition if it detects two consecutive STS-1/STS-3 frames with un-erred framing alignment bytes. If the
Receive TOH Processor block declares the SEF defect condition for 24 consecutive STS-1/STS-3 frame periods, then
it will declare the LOF defect condition.
`
0 - Indicates that the Receive STS-1/STS-3 TOH Processor block is NOT currently declaring the SEF defect condition.
`
1 - Indicates that the Receive STS-1/STS-3 TOH Processor block is currently declaring the SEF defect condition.
BIT 0 - LOS (Loss of Signal) Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STS-1/STS-3 TOH Processor block is currently
declaring the LOS (Loss of Signal) defect condition. The Receive STS-1/STS-3 TOH Processor block will declare the
LOS defect condition if it detects LOS_THRESHOLD[15:0] consecutive All Zero bytes in the incoming STS-1/STS-3
data stream.
N
OTE
:
The user can set the LOS_THRESHOLD[15:0] value by writing the appropriate data into the Receive STS-
1/STS-3 Transport - LOS Threshold Value Register (Address Location= 0x022E and 0x022F).
相關(guān)PDF資料
PDF描述
XRT86SH328_07 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
XRT86SH328IB Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
XRT86VL32_1 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
XRT86VL32_2 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
XRT86VL32 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT86SH328_07 制造商:EXAR 制造商全稱:EXAR 功能描述:28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET
XRT86SH328_08 制造商:EXAR 制造商全稱:EXAR 功能描述:28-CHANNEL SONET/SDH VT MAPPER REGISTER DESCRIPTION WITH M13
XRT86SH328_1 制造商:EXAR 制造商全稱:EXAR 功能描述:VOYAGER - E1 FRAMER + LIU REGISTER DESCRIPTION
XRT86SH328_2 制造商:EXAR 制造商全稱:EXAR 功能描述:SONET TO 28-T1/21-E1 PDH MAPPER - VOYAGER PIN AND ARCHITECTURE DESC
XRT86SH328_3 制造商:EXAR 制造商全稱:EXAR 功能描述:VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION