
PRELIMINARY
XRT86SH328
315
REV. P1.0.6
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
Receive APS Value" Interrupt since the last read of this register. The VT-De-Mapper block will generate this interrupt
whenever it has "accepted" a new "APS" value (from the K4 bytes within the incoming VT-data-stream).
`
0 - Indicates that the "Change of Receive APS Value" Interrupt has NOT occurred since the last read of this register.
`
1 - Indicates that the "Change of Receive APS Value" Interrupt has occurred since the last read of this register.
Bit 0 - Transmit or Receive Elastic Store Overflow Event Interrupt:
This RESET-upon-READ bit-field indicates whether or not the "VT Mapper/VT-De-Mapper" block has generated the
"Elastic Store Overflow Event" Interrupt since the last read of this register. The VT-Mapper/De-Mapper block will
generate this interrupt in response to either of the following conditions.
Whenever the "Transmit FIFO" within the VT-Mapper Block, experiences an overflow event.
Whenever the "Receive FIFO" within the VT-De-Mapper Block, experiences an overflow event.
`
0 - Indicates that the channel has NOT generated an "Elastic Store Overflow" Interrupt since the last read of this
register.
`
1 - Indicates that the channel has generated an "Elastic Store Overflow" interrupt since the last read of this register.
Bit 7 - VT Size Error Interrupt Status:
This RESET-upon-READ bit-field indicates whether or not the "VT-De-Mapper" block has generated the "VT Size Error"
Interrupt since the last read of this register. The VT-De-Mapper block will generate the "VT Size Error" Interrupt anytime
it declares the "VT Size Error" defect condition.
`
0 - Indicates that the VT Size Error Interrupt has NOT occurred since the last read of this register.
`
1 - Indicates that the VT Size Error Interrupt has occurred since the last read of this register.
Bit 6 - Change of LOP-V Defect Condition Interrupt Status
This RESET-upon-READ bit-field indicates whether or not the "VT-De-Mapper" block has generated the "Change of
LOP-V Defect Condition" Interrupt since the last read of this register. The VT-De-Mapper block will generate this
interrupt in response to either of the following conditions.
Whenever the VT-De-Mapper block declares the LOP-V defect condition
Whenever the VT-De-Mapper block clears the LOP-V defect condition.
`
0 - Indicates that the "Change of LOP-V Defect Condition" Interrupt has NOT occurred since the last read of this
register.
`
1 - Indicates that the "Change of LOP-V Defect Condition" Interrupt has occurred since the last read of this register.
Bit 5 - Change of RFI-V Defect Condition Interrupt Status
This RESET-upon-READ bit-field indicates whether or not the "VT-De-Mapper" block has generated the "Change of
RFI-V Defect Condition" Interrupt since the last read of this register. The VT-De-Mapper block will generate this interrupt
in response to either of the following conditions.
Whenever the VT-De-Mapper block declares the RFI-V defect condition
Whenever the VT-De-Mapper block clears the RFI-V defect condition.
`
0 - Indicates that the "Change of RFI-V Defect Condition" Interrupt has NOT occurred since the last read of this
T
ABLE
453: C
HANNEL
C
ONTROL
- VT-M
APPER
B
LOCK
- E
GRESS
D
IRECTION
- C
OMPOSITE
S
TATUS
R
EGISTER
-
B
YTE
0 (A
DDRESS
= 0
X
ND65,
WHERE
N
RANGES
IN
VALUE
FROM
0
X
01
TO
0
X
1C)
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
VT Size
Error
Interrupt
Status
Change of
LOP-V
Defect
Condition
Interrupt
Status
Change of
RFI-V Defect
Condition
Interrupt
Status
Change of
RDI-V Defect
Condition
Interrupt
Status
Change of
AIS-V Fail-
ure
Condition
Interrupt
Status
Change of
AIS-V Defect
Condition
Interrupt
Status
Change of
VT Label
Interrupt
Status
Change of
DS1/E1 AIS
Defect
Condition
Interrupt
Status
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0