
PRELIMINARY
XRT86SH328
235
REV. P1.0.6
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
BIT 0 - Change of M12 Loop-back Request Condition - DS1 Channel 0 Interrupt Enable
See description of BIT 3.
BIT7 - 4 - Reserved:
BIT 3 - M12 Loop-Back Request Status - DS1 Channel 3:
This READ/WRITE bit-field indicates whether or not the M12 De-MUX Block (associated with DS2 Channel 0) is
currently detecting the M12 Loop-Back Request for DS1 Channel 3, within the incoming DS2 data-stream.
`
0 - Indicates that the M12 De-MUX Block (associated with DS2 Channel 0) is NOT currently detecting the M12 Loop-
Back Request for DS1 Channel 3, within the incoming DS2 data-stream.
`
1 - Indicates that the M12 De-MUX Block (associated with DS2 Channel 0) is currently detecting the M12 Loop-Back
Request for DS1 Channel 3, within the incoming DS2 data-stream.
BIT 2 - M12 Loop-Back Request Status - DS1 Channel 2:
See description of BIT 3.
BIT 1 - M12 Loop-Back Request Status - DS1 Channel 1:
See description of BIT 3.
BIT 0 - M12 Loop-Back Request Status - DS1 Channel 0:
See description of BIT 3.
See
Table 338
above for bit descriptions, substituting Channel [7:4] for Channel [3:0].
T
ABLE
339: DS3 F
RAMER
B
LOCK
- M12 L
OOP
-
BACK
S
TATUS
R
EGISTERS
- 1 (A
DDRESS
= 0
X
0E94)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved
M12 Loop-
Back
Request
Status - DS1
Channel 3
M12 Loop-
Back
Request
Status - DS1
Channel 2
M12 Loop-
Back
Request
Status - DS1
Channel 1
M12 Loop-
Back
Request
Status - DS1
Channel 0
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
0
0
0
0
0
0
0
0
T
ABLE
340: DS3 F
RAMER
B
LOCK
- M12 L
OOP
-
BACK
I
NTERRUPT
S
TATUS
/E
NABLE
R
EGISTER
- 2 (A
DDRESS
=
0
X
0E95)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 7
Interrupt Sta-
tus
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 6
Interrupt Sta-
tus
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 5
Interrupt Sta-
tus
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 4
Interrupt Sta-
tus
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 7
Interrupt
Enable
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 6
Interrupt
Enable
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 5
Interrupt
Enable
Change of
M12 Loop-
back
Request
Condition -
DS1
Channel 4
Interrupt
Enable
RUR
RUR
RUR
RUR
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0