
XRT86SH328
PRELIMINARY
286
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
REV. P1.0.6
2.
The Receive DS1/E1 Framer block can be configured to detect three different loop activate/deactivate codes in
parallel. These three (3) codes will be referred to as "Code 0", "Code 1" and "Code 2" within this document. This
particular register applies to "Code 2".
Bit 0 - Receive Deactivation Loop-Back Code Detect Enable:
This READ/WRITE bit-field permits the user to either enable or disable the Receive DS1 Framer block for "Loop-Back
Deactivation" Code detection for "Code 2". If the user enables the Receive DS1 Framer block for "Loop-Back
Deactivation" Code detection (for Code 2), then the Receive DS1 Framer block (as it is receiving its incoming DS1 data-
stream) will also begin to check the incoming DS1 data-stream for the presence of the "Loop-Back Deactivation" Code
(which has been defined in Bits 7 through 1 within this particular register).
`
0 = Configures the Receive DS1 Framer block to NOT check the incoming DS1 data-stream for the presence of the
"Loop-Back Deactivation" code.
`
1 = Configures the Receive DS1 Framer block to check the incoming DS1 data-stream for the presence of the "Loop-
Back Deactivation" code.
BIT [7:6] - Reserved.
BIT [5:4] - Transmit Zero Suppression[1:0]:
BIT [3:0] - Transmit Channel Conditioning[3:0]:
These READ/WRITE bit-fields are used to specify how Time-Slot # 0 (within the Transmit DS1 signal is conditioned or
modified).
T
ABLE
423: T1 F
RAMER
B
LOCK
- T
RANSMIT
C
HANNEL
C
ONTROL
R
EGISTER
- T1 T
IME
S
LOT
# 0 (A
DDRESS
=
0
X
N300,
WHERE
N
RANGES
IN
VALUE
FROM
0
X
01
TO
0
X
38)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved
Transmit Zero Suppres-
sion[1:0]
Transmit Channel Conditioning[3:0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
Transmit Channel Conditioning
T
RANSMIT
C
HANNEL
C
ONDITIONING
[3:0]
R
ESULTING
C
ONDITIONING
OF
T
IME
-S
LOT
# 0
0000
The Input PCM data is unchanged (Normal Operation)
0001
All 8-bits of the PCM data are inverted
0010
The even bits of the PCM data are inverted
0011
The odd bits of the PCM data are inverted
0100
PCM Data is replaced with User Code Data
0101
PCM Data is replaced with the BUSY Code (0x7F)
0110
PCM Data is replaced with the VACANT Code (0xFF)
0111
PCM Data is replaced with the BUSY Time-Slot Pattern (0xE0 in the case of
Time-Slot # 0).
1000
PCM Data is replaced with the MUX Out of Frame (MOOF) Pattern (0x1A).