
PRELIMINARY
XRT86SH328
123
REV. P1.0.6
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
BIT [7:0] - REI-P Event Count - (Bits 15 through 8)
This RESET-upon-READ register, along with Receive STS-1 Path - REI-P Error Count Register - Bytes 3, 2 and 0,
function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a Path -
Remote Error Indicator event within the incoming STS-1/STS-3 SPE data-stream.
N
OTES
:
1.
If the Receive STS-1 POH Processor block is configured to count REI-P events on a per-bit basis, then it
will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte within each
incoming STS-1/STS-3 SPE.
2.
If the Receive STS-1 POH Processor block is configured to count REI-P events on a per-frame basis,
then it will increment this 32 bit counter each time that it receives an STS-1/STS-3 SPE that contains a non-
zero REI-P value
BIT [7:0] - REI-P Event Count - LSB
This RESET-upon-READ register, along with Receive STS-1 Path - REI-P Error Count Register - Bytes 3 through 1,
function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a Path -
Remote Error Indicator event within the incoming STS-1/STS-3 SPE data-stream.
N
OTES
:
1.
If the Receive STS-1 POH Processor block is configured to count REI-P events on a per-bit basis, then it
will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte.
2.
If the Receive STS-1 POH Processor block is configured to count REI-P events on a per-frame basis,
then it will increment this 32 bit counter each time that it receives an STS-1/STS-3 SPE that contains a non-
zero REI-P value.
BIT [7:6] - Unused
BIT 5 - New Message Ready
This READ/WRITE bit-field indicates whether or not the Receive Path Trace Message buffer has received a new
expected value.
`
0 - Indicates NO new expected value has been downloaded into the receive J1 trace buffer.
`
1 - Indicates a new expected value has been downloaded into the receive J1 trace buffer and can be used to make
comparisons with the accepted J1 message.
BIT 4 - Receive Section Trace Message Buffer Read Selection
This READ/WRITE bit-field is used to specify which of the following Receive Path Trace Message buffer segments to
T
ABLE
150: R
ECEIVE
STS-1 P
ATH
- REI-P E
VENT
C
OUNT
R
EGISTER
- B
YTE
0 (A
DDRESS
L
OCATION
= 0
X
029F)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
REI-P_Event_Count[7:0]
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0
T
ABLE
151: R
ECEIVE
STS-1 P
ATH
- R
ECEIVE
P
ATH
T
RACE
M
ESSAGE
B
UFFER
C
ONTROL
R
EGISTER
(A
DDRESS
L
OCATION
= 0
X
02A3)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
New Message
Ready
Receive
Path Trace
Message
Buffer Read
Select
Receive
Path Trace
Message
Accept
Threshold
Path Trace
Message
Alignment
Type
Receive Path Trace
Message Length[1:0]
R/O
R/O
R/O
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0