
XRT86SH328
PRELIMINARY
96
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
REV. P1.0.6
SD CLEAR Threshold - Byte 0 register, then the Receive STS-1/STS-3 TOH Processor block will clear the SD defect
condition.
BIT [7:0] - SD_CLEAR_THRESHOLD - LSB
These READ/WRITE bits, along the contents of the Receive STS-1/STS-3 Transport - SD CLEAR Threshold - Byte 1
registers are used to specify the upper limit for the number of B2 byte (or BIP-24) errors that will cause the Receive
STS-1/STS-3 TOH Processor block to clear the SD (Signal Degrade) defect condition.
When the Receive STS-1/STS-3 TOH Processor block is checking for clearing the SD defect condition, it will
accumulate B2 byte (or BIP-24) errors throughout the SD Defect Clearance Monitoring Period. If the number of
accumulated B2 byte (or BIP-24) errors is less than that programmed into this and the Receive STS-1/STS-3 Transport
SD CLEAR Threshold - Byte 1 register, then the Receive STS-1/STS-3 TOH Processor block will clear the SD defect
condition.
BIT [7:1] - Unused
BIT 0 - SEF Defect Condition FORCE
This READ/WRITE bit-field is used to force the Receive STS-1/STS-3 TOH Processor block (within the corresponding
Channel) to declare the SEF defect condition. The Receive STS-1/STS-3 TOH Processor block will then attempt to
reacquire framing.
Writing a 1 into this bit-field configures the Receive STS-1/STS-3 TOH Processor block to declare the SEF defect. The
Receive STS-1/STS-3 TOH Processor block will automatically set this bit-field to 0 once it has reacquired framing (e.g.,
has detected two consecutive STS-1 or STS-3 frames with the correct A1 and A2 bytes).
BIT [7:5] - Unused
T
ABLE
113: R
ECEIVE
STS-1/STS-3 T
RANSPORT
- R
ECEIVE
SD CLEAR T
HRESHOLD
- B
YTE
1 (A
DDRESS
L
OCATION
= 0
X
0247)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SD_CLEAR_THRESHOLD[7:0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1
1
1
1
1
1
1
1
T
ABLE
114: R
ECEIVE
STS-1/STS-3 T
RANSPORT
- F
ORCE
SEF D
EFECT
C
ONDITION
R
EGISTER
(A
DDRESS
L
OCATION
= 0
X
024B)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
SEF FORCE
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/W
0
0
0
0
0
0
0
0
T
ABLE
115: R
ECEIVE
STS-1/STS-3 T
RANSPORT
- R
ECEIVE
S
ECTION
T
RACE
M
ESSAGE
B
UFFER
C
ONTROL
R
EGISTER
(A
DDRESS
L
OCATION
= 0
X
024F)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
Receive Sec-
tion Trace
Message
Buffer Read
Select
Receive Sec-
tion Trace
Message
Accept
Threshold
Section Trace
Message
Alignment
Type
Receive Section Trace Mes-
sage Length[1:0]
R/O
R/O
R/O
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0