
XRT86SH328
PRELIMINARY
76
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
REV. P1.0.6
`
0 - Indicates that the Receive STS-1/STS-3 TOH Processor block is NOT currently declaring the LOS defect
condition.
`
1 - Indicates that the Receive STS-1/STS-3 TOH Processor block is currently declaring the LOS defect condition.
BIT [7: 2] - Unused
BIT 1 - Change of AIS-L (Line AIS) Defect Condition Interrupt Status
This RESET-upon-READ bit-field indicates whether or not the Change of AIS-L Defect Condition interrupt has occurred
since the last read of this register. The Receive STS-1/STS-3 TOH Processor block will generate this interrupt in
response to either of the following occurrences.· Whenever the Receive STS-1/STS-3 TOH Processor block declares
the AIS-L defect condition.· Whenever the Receive STS-1/STS-3 TOH Processor block clears the AIS-L defect
condition.
`
0 - Indicates that the Change of AIS-L Defect Condition interrupt has not occurred since the last read of this register.
`
1 - Indicates that the Change of AIS-L Defect Condition interrupt has occurred since the last read of this register.
N
OTE
:
The user can obtain the current state of the AIS-L defect condition by reading the contents of BIT 0 (AIS-L
Defect Declared) within the Receive STS-1/STS-3 Transport Status Register - Byte 1 (Address Location=
0x0206).
BIT 0 - Change of RDI-L (Line - Remote Defect Indicator) Defect Condition Interrupt Status
This RESET-upon-READ bit-field indicates whether or not the Change of RDI-L Defect Condition interrupt has occurred
since the last read of this register. The Receive STS-1/STS-3 TOH Processor block will generate this interrupt in
response to either of the following occurrences.
Whenever the Receive STS-1/STS-3 TOH Processor block declares the RDI-L defect condition.·
Whenever the Receive STS-1/STS-3 TOH Processor block clears the RDI-L defect condition.
`
0 - Indicates that the Change of RDI-L Defect Condition interrupt has not occurred since the last read of this register.
`
1 - Indicates that the Change of RDI-L Defect Condition interrupt has occurred since the last read of this register.Note:
N
OTE
:
The user can obtain the current state of the RDI-L defect condition by reading out the state of BIT7 (RDI-L
Defect Declared) within the Receive STS-1/STS-3 Transport Status Register - Byte 0 (Address Location=
0x0207).
T
ABLE
76: R
ECEIVE
STS-1/STS-3 T
RANSPORT
I
NTERRUPT
S
TATUS
R
EGISTER
- B
YTE
2 (A
DDRESS
L
OCATION
=
0
X
0209)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
Change of
AIS-LDefect
Condition
Interrupt
Status
Change of
RDI-L Defect
Condition
Interrupt
Status
R/O
R/O
R/O
R/O
R/O
R/O
RUR
RUR
0
0
0
0
0
0
0
0