
PRELIMINARY
XRT86SH328
273
REV. P1.0.6
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
`
0 = Indicates that CAS data (for Time-Slots 16 through 23) has NOT changed since the last read of this register.
`
1 = Indicates that CAS data (for Time-Slots 16 through 23) has changed since the last read of this register.
N
OTE
:
This register is only active if the incoming DS1 data-stream is using Channel Associated Signaling.
BIT7 - In Frame State:
This READ-ONLY bit-field indicates whether or not the Receive DS1 Framer block is currently declaring the In-Frame
condition within the incoming DS1 data-stream.
`
0 = Indicates that the Receive DS1 Framer block is currently declaring the LOF (Loss of Frame) defect condition.
`
1 = Indicates that the Receive DS1 Framer block is currently declaring itself to be in the In-Frame condition.
BIT [6:0] - Reserved
BIT7 - Reserved
BIT6 - MOS Abort Disable:
This bit is used to either enable or disable the automatic MOS abort feature within the transmit HDLC controller. If the
user enables this feature, then the transmit HDLC controller will automatically transmit the abort sequence (e.g., a zero
followed by a string of 7 consecutive 1's) whenever it abruptly transitions from transmitting a MOS type of message to
transmitting a BOS type of message.
`
0 = Enables the Automatic MOS Abort feature
`
1 = Disabled
BIT 5 - Receive Frame Check Sequence Disable:
This bit is used to configure the receive HDLC controller to compute and verify the FCS value within each incoming
LAPD message frame.
`
0 = Enables FCS Verification
`
1 = Disabled
BIT 4 - Auto Receive:
This bit configures the receive HDLC controller to discard any incoming BOS or LAPD message frame that exactly
match which is currently stored in the receive HDLC buffer.
`
0 = Disabled
`
1 = Enables this auto discard feature
BIT 3 - Transmit Abort:
This bit configures the transmit HDLC controller to transmit an abort sequence (string of 7 or more consecutive 1's) to
T
ABLE
406: T1 F
RAMER
B
LOCK
- R
ECEIVE
E
XTRA
-B
ITS
R
EGISTER
(A
DDRESS
= 0
X
N112,
WHERE
N
RANGES
IN
VALUE
FROM
0
X
01
TO
0
X
38)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
In Frame
State
Reserved
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
0
0
0
0
0
0
0
0
T
ABLE
407: T1 F
RAMER
B
LOCK
- D
ATA
L
INK
C
ONTROL
R
EGISTER
(A
DDRESS
= 0
X
N113,
WHERE
N
RANGES
IN
VALUE
FROM
0
X
01
TO
0
X
38)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved
MOS Abort
Disable
Rx_FCS_DI
S
AutoRx
Tx_ABORT
Tx_IDLE
Tx_FCS_EN
MOS/BOS
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0