
XRT86SH328
PRELIMINARY
276
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
REV. P1.0.6
intended for use in a network to differentiate between an issue within the network or the Customer Installation (CI).
AIS-CI
AIS-CI is an all ones with an embedded signature of 01111100 11111111 (right-to-left) which recurs at 386 bit intervals
in the DS-1 signal.
RAI-CI
Remote Alarm Indication (RAI-CI) is a repetitive pattern with a period of 1.08 seconds. It comprises 0.99 seconds of RAI
message (00000000 11111111 right-to-left) and a 90 ms of RAI-CI signature (00111110 11111111 right-to-left) to form
an RAI-CI signal.
`
00/11 = Disabled
`
01 = Enables unframed AIS-CI alarm generation
`
10 = Enables RAI-CI alarm generation
BIT [1:0] - CI Alarm Detect (Only in ESF)
These two bits are used to enable or disable AIS-CI or RAI-CI alarm detection in T1 ESF only.
`
00/11 = Disabled
`
01 = Enables unframed AIS-CI alarm detection
`
10 = Enables RAI-CI alarm detection
BIT7 - Reset by Register:
This READ/WRITE bit-field is used to execute a Software RESET to the T1/E1 Framer block, within a given channel.
`
0 = Configures the T1/E1 Framer block to operate normally.
`
1 = Configures the T1/E1 Framer block (of the corresponding channel) to operate in the Software RESET condition.
N
OTE
:
Once the T1/E1 Framer block exits the Software RESET state, it will automatically clear this bit-field to 0.
BIT [6:4] - Reserved
These bits are reserved
BIT 3 - PRBS Switch:
This READ/WRITE bit-field is used to specify the direction that the PRBS Pattern will be transmitted.
`
0 = PRBS Pattern will be generated and transmitted towards Transmit Output of the Transmit DS1 Framer block. This
PRBS Pattern will also be monitored at the Receive Input of the corresponding Receive DS1 Framer block.
`
1 = PRBS Pattern will be generated and transmitted towards the System Side Output of the Receive DS1 Framer
block. This PRBS Pattern will also be monitored at the System-Side Input of the Transmit DS1 Framer block.
BIT [2:1] BER Control[1:0]:
These READ/WRITE bit-fields is used to configure the PRBS Generator (within the Transmit DS1 Framer
block) to insert BIT-Errors.
T
ABLE
411: T1 F
RAMER
B
LOCK
- DS1 T
EST
R
EGISTER
- 2 (A
DDRESS
= 0
X
N121,
WHERE
N
RANGES
IN
VALUE
FROM
0
X
01
TO
0
X
38)
BIT7
BIT6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reset by
Register
Unused
PRBS
Switch
BER Control[1:0]
Unframed
PRBS
R/W
R/O
R/O
R/O
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
Resulting Errors Generated by the PRBS Generator
BER C
ONTROL
[1:0]
R
ESULTING
E
RRORS
G
ENERATED
BY
THE
PRBS G
ENERATOR
00
No Bit Error Inserted