- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379802 > CD1284 (Intel Corp.) IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports PDF資料下載
參數(shù)資料
| 型號： | CD1284 |
| 廠商： | Intel Corp. |
| 英文描述： | IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| 中文描述： | 符合IEEE 1284兼容并行接口控制器兩個高速異步串行端口 |
| 文件頁數(shù)： | 60/176頁 |
| 文件大?。?/td> | 2255K |
| 代理商： | CD1284 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁
CD1284
—
IEEE 1284-Compatible Parallel Interface Controller
60
Datasheet
control is used, then DTR* goes inactive when the receive FIFO reaches the programmed
threshold, causing the modem to drop the connection (carrier) to the remote,
—
this is not the
correct use of this function.
Modem pins are implemented as I/O ports accessible by either the CD1284 internal microcode or
the host. The modem pins are not connected directly to the transmit or receive hardware. When a
user programs the out-of-band modem functions to be active, the CD1284 microcode reads from
and writes to these pins. Specifically, when RTS* and CTS* are used for transmit flow control, the
CD1284 microcode asserts RTS* and senses CTS*, as required (
Table 19
). Also, when the receive
FIFO is full, DTR* is negated. The host must not reassert DTR* inadvertently.
Note:
The host is not
‘
locked out
’
of accessing these bits; ensure that these bits are not written to when
auto out-of-band flow control is enabled as it could cause a system malfunction.
The user can directly control RTS* and DTR* and can probe the state of the CTS*, CD*, and
DSR* inputs through the MSVR. Since the host is accessing these pins directly, there is no delay in
its ability to detect a level change.
The CD1284 can be programmed to detect level changes and generate service requests when level
changes occur. It does this in firmware by reading DTR* and CD* and comparing them to a
previously stored value. This function is performed in the main timing loop of the firmware; the
maximum time required to detect a level change in worst-case conditions is approximately 2 ms.
When the CD1284 is performing this function, the modem pins are periodically sampled rather
than continuously monitored. In this way they have minimal sensitivity to noise, a desirable feature
in data communication applications. However, in extremely noisy applications, reread a modem
line that caused a modem signal change service request to verify it has changed and is not
malfunctioning. This eliminates even the slightest possibility of a noise pulse causing erratic
operation.
When the CD1284 is monitoring modem pins to control transmit or receive functions, it does not
rely on the previously stored value, but instead checks the pins at the appropriate time. Thus, there
is very little delay in this response. For example, before deciding to transmit another character, it
examines the CTS* pin at that time. The CD1284 makes this decision when moving characters
from the FIFO to the Holding register, not from the Holding register to the Shift register.
Note that the logical sense of the modem bits is inverted; that is, a write of
‘
1
’
to MSVR1 or
MSVR2 causes the output pin to go to nominal zero volts. Likewise, a low-voltage input is sensed
as
‘
1
’
.
Table 19. Modem Control Pin Functions
Modem Control
Pins
Function
RTS*
Request to send (general-purpose output)
CTS*
Clear to send (general-purpose input)
DTR*
Data terminal ready (carrier detect/general-
purpose input/output)
DSR*
Data set ready (general-purpose input)
CD*
Carrier detect (general-purpose input)
RI
Ring indicator (general-purpose input)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD13002 | NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR |
| CD14538 | CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR |
| CD14538BMS | CMOS Dual Precision Monostable Multivibrator |
| CD15B-15MB | CD105B |
| CD105B | CD105B |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD-12AFFM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12AFFM-QR8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12AMMM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12BFFA-LL7001 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12BFFA-QL8SP0 | 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，母型插口 針腳數(shù):12（數(shù)據(jù)） 外殼尺寸 - 插件:C 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標記 侵入防護:IP68 - 防塵，防水 外殼材料，鍍層:聚酰胺（PA），尼龍，玻璃纖維增強型 觸頭鍍層:金 特性:后殼，應(yīng)力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。