參數(shù)資料
型號： CD1284
廠商： Intel Corp.
英文描述： IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
中文描述： 符合IEEE 1284兼容并行接口控制器兩個高速異步串行端口
文件頁數(shù)： 41/176頁
文件大?。?/td> 2255K
代理商： CD1284
IEEE 1284-Compatible Parallel Interface Controller
—
CD1284
Datasheet
41
5.3.3.1
Summary of Serial Poll-Mode Service Requests
The major steps involved in a Poll-mode service-request/service-acknowledge sequence are:
1. The CPU scans the SVRR periodically, checking the three least-significant bits. If any of them
are true (
‘
1
’
), a service request is active.
2. Depending on which of the service-request bits is active, reads the appropriate interrupt
request register (RIR, TIR, or MIR) and copies the contents into the CAR.
3. Performs a service routine.
4. Writes the original contents of the interrupt request register back with the most-significant two
bits cleared.
5.3.4
Daisy-Chaining Service Requests with CD1400s
The CD1284 can be combined with other CD1284 or CD1400 devices to form systems with more
than two serial channels and one parallel channel. There are a number of ways that these can be
connected, but one way provides a more efficient service-request/service-acknowledge sequence.
This method allows the CD1284s and/or CD1400s to arbitrate between themselves. This mode
only works if hardware-activated service acknowledges are being utilized. The Fair Share
mechanism is not functional on the parallel channel service-request (SVCREQP*) outputs.
Therefore, two CD1284s can be daisy-chained if SVCREQP* and SVCACKP* are kept separate.
The serial channel requests and acknowledges are identical to those on the CD1400 so they can be
connected to the equivalent requests and acknowledges on the CD1284.
The CD1284 provides a means of daisy-chaining the service request and service acknowledgments
of two or more devices. This allows them to arbitrate and set priorities between themselves
regarding which one can post a particular type of service request. This is the Fair Share interrupt
scheme.
Figure 6 on page 42
illustrates the connection for two CD1284s to enable the Fair Share
function.
All request outputs of a particular type from the two CD1284s (SVCREQR*, SVCREQT*, and
SVCREQM*) are wire-OR
’
ed together to form one combined request for each type; the
SVCREQP* of each is kept separate. This allows both devices to monitor the state of the others
output. All of the serial service-acknowledge inputs (SVCACKR*, SVCACKT*, and
SVCACKM*) are connected together to form one acknowledge of each type. Note, the
SVCACKP* are driven individually. The DGRANT* input of the first CD1284 is connected to
ground; the DPASS* output of the first CD1284 drives the DGRANT* input of the second.
相關(guān)PDF資料
PDF描述
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
CD105B CD105B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12BFFA-QL8SP0 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，母型插口 針腳數(shù):12（數(shù)據(jù)） 外殼尺寸 - 插件:C 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標記 侵入防護:IP68 - 防塵，防水 外殼材料，鍍層:聚酰胺（PA），尼龍，玻璃纖維增強型 觸頭鍍層:金 特性:后殼，應(yīng)力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標準包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*