參數(shù)資料
型號： CD1284
廠商： Intel Corp.
英文描述： IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
中文描述： 符合IEEE 1284兼容并行接口控制器兩個高速異步串行端口
文件頁數(shù)： 118/176頁
文件大?。?/td> 2255K
代理商： CD1284
CD1284
—
IEEE 1284-Compatible Parallel Interface Controller
118
Datasheet
Virtual Registers
—
All
7.2.8
End of Service Request Register
The EOSRR is a dummy location used to signal the end of a hardware service-acknowledge
procedure invoked by the activation of SVCACK*. The data pattern written is a
‘
don
’
t care
’
value.
A write to this location causes the CD1284 to perform its internal switch out of the service-
acknowledge context. This register is only used during a hardware-activated service acknowledge
and must not be written during Poll-mode operation.
7.3
Channel Registers
Each of the four channels has a set of registers that control aspects of its operation. In the following
register descriptions the register contents and offsets apply to any of the channels; the channel
being accessed at any given time is controlled by the CAR. This is true even during a service-
acknowledge context; the CAR points to the channel to be serviced, whether it was loaded by the
host (during Poll-mode operation) or by the CD1284 itself (during a hardware-activated service
acknowledge).
7.3.1
Channel Command Register
The CCR issues commands directly to the on-chip processor to control or change some channel
and, in one case, global functions of the channel selected by the CAR. The upper four bits indicate
which of four command types is being issued and the lower four bits are parameters to those
commands. No more than one bit is ever set in the command type field. When the command is
executed by the CD1284, it zeros out the CCR. Therefore, two consecutive commands must wait
for the CCR to clear after the first is issued, before the second command is issued.
Note:
The CCR is valid only for serial channels 2 and 3. Commands issued to the CCR location of the
parallel channel (channel 0) or channel 1 are ignored by the MPU and have no effect on device
operation. If the host needs to issue a full device reset, it must select either channel 2 or channel 3
before issuing the command.
Register Name: EOSRR
Register Description: End of Service Request
Access: Write only
Bit 7
Bit 6
X
X
8-Bit Hex Address: 60
Default Value: XX
Bit 5
X
Bit 4
X
Bit 3
X
Bit 2
X
Bit 1
X
Bit 0
X
Register Name: CCR
Register Description: Channel Command
Access: Read/Write
Bit 7
Bit 6
Res Chan
COR Chg
8-Bit Hex Address: 05
Default Value: 00
Bit 5
Send SC
Bit 4
Chan Ctl
Bit 3
D3
Bit 2
D2
Bit 1
D1
Bit 0
D0
相關PDF資料
PDF描述
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
CD105B CD105B
相關代理商/技術參數(shù)
參數(shù)描述
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12BFFA-QL8SP0 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，母型插口 針腳數(shù):12（數(shù)據(jù)） 外殼尺寸 - 插件:C 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標記 侵入防護:IP68 - 防塵，防水 外殼材料，鍍層:聚酰胺（PA），尼龍，玻璃纖維增強型 觸頭鍍層:金 特性:后殼，應力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標準包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*