- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379802 > CD1284 (Intel Corp.) IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports PDF資料下載
參數(shù)資料
| 型號： | CD1284 |
| 廠商： | Intel Corp. |
| 英文描述： | IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| 中文描述： | 符合IEEE 1284兼容并行接口控制器兩個高速異步串行端口 |
| 文件頁數(shù)： | 39/176頁 |
| 文件大?。?/td> | 2255K |
| 代理商： | CD1284 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁
IEEE 1284-Compatible Parallel Interface Controller
—
CD1284
Datasheet
39
Another use for these bits is channel encoding. This is applicable in a single-CD1284 design and
any design not using daisy-chaining (requiring a unique address range for each device). This
applies where the value in the LIVR as a vector for a hardware interrupt response is not necessary.
Since each channel has its own LIVR, these five bits have a unique value identifying the channel.
There is no need to read the RICR, TICR, or MICR to find the channel number; in a single I/O
operation, the CPU determines both the type of interrupt and the number of the channel requesting
service. With five bits available, systems with small numbers of CD1284s are able to encode both
the channel number and chip identification number in the LIVR.
Once the acknowledge procedure is complete, the CD1284 is ready to be serviced for the type of
interrupt acknowledged. For example, if the interrupt was for receive good data, the CPU would
read the RDCR to determine the number of characters available in the receive FIFO. It then reads
the same number of characters, by successive reads, from the RDSR. Other tasks, such as disabling
future interrupts or changing channel parameters, could also be performed at this time.
Once all tasks involved in servicing the interrupt are complete, one more operation is performed.
To inform the CD1284 that the service acknowledge is complete, the CPU writes a dummy value to
the EOSRR. Although the data written does not matter, the write operation is important. This write
forces the internal context switch back to normal operating mode.
5.3.2.2
Summary of Interrupt Driven Service Requests, Serial Channels
The actions that occur during an interrupt request/service are:
The CPU senses service request from one of the CD1284 service-request outputs through its
interrupt request input.
The CPU responds by performing a read cycle to activate the appropriate SVCACK* input
pin.
The CPU decodes the value read from the vector register during step 2, and decides on the type
of service request (if necessary).
The CPU reads the R/T/M/ICR to determine the channel number.
The CPU services the request (load transmit FIFO, read receive FIFO, and so on).
The CPU writes a dummy value to the EOSRR to terminate the service routine.
5.3.2.3
Common Service Acknowledge
One method of hardware-activated, service-acknowledge request is the common service
acknowledge. In this method, all SVCACKx* inputs are tied together and are driven from the same
source. In this configuration, the CD1284 internally prioritizes the acknowledge as receive,
transmit, parallel, and modem. If a device has both a receive and a parallel request pending, the
common acknowledge causes it to respond with the vector for the receiver. Then a subsequent
service acknowledge allows the parallel channel request to be serviced.
5.3.2.4
Software-Activated Context Switch
—
Serial Channels
It is possible, by CPU manipulation of some internal registers, to cause the context switch without
activating any of the SVCACK* hardware inputs. The method is the same used in the poll-mode
–
CD1284 design. Once the CPU has detected the service request through its interrupt response
circuitry, it follows the same procedures that a polling method uses when it detects an active
service request. Refer to the context switching description in the following section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD13002 | NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR |
| CD14538 | CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR |
| CD14538BMS | CMOS Dual Precision Monostable Multivibrator |
| CD15B-15MB | CD105B |
| CD105B | CD105B |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD-12AFFM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12AFFM-QR8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12AMMM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12BFFA-LL7001 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12BFFA-QL8SP0 | 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，母型插口 針腳數(shù):12（數(shù)據(jù)） 外殼尺寸 - 插件:C 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標記 侵入防護:IP68 - 防塵，防水 外殼材料，鍍層:聚酰胺（PA），尼龍，玻璃纖維增強型 觸頭鍍層:金 特性:后殼，應力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復。