參數(shù)資料
型號： CD1284
廠商： Intel Corp.
英文描述： IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
中文描述： 符合IEEE 1284兼容并行接口控制器兩個高速異步串行端口
文件頁數(shù)： 102/176頁
文件大?。?/td> 2255K
代理商： CD1284
CD1284
—
IEEE 1284-Compatible Parallel Interface Controller
102
Datasheet
break;
}
outportb(PFCR, inportb(PFCR & 0xEF);/* clear IntEn (first step of
‘
toggle
’
operation */
outportb(PFCR, inportb(PFCR | 0x10);/* set IntEn (second step of
‘
toggle
’
operation */
outportb(CAR, save_car);
return(0);
}
/* restore original CAR (if desired) */
6.5.2
Hardware-Activated Service Examples
Hardware-activated context switching is nearly identical to the serial case; during the service
acknowledge cycle, the SVCACKP* input is active and the CD1284 drives the parallel channel
vector on the data bus. At the same time, the MPU pushes the current state of the device on the
context stack and sets the context for channel 0. The vector comes from the PIVR, which is a
reflection of the LIVR. The vector supplied indicates the source of the request in the IT2-IT0 bits.
There is no equivalent to the Interrupting Channel register (TICR, RICR, MICR) since, by
definition, the interrupt is from channel 0. Once the context switch occurs, the CPU can proceed to
service the source of the request.
The CPU must decode the ITx bits to determine the blocks that require service. Each section of the
parallel channel has an Interrupt Status register to indicate what conditions, if any, in that block
require service. These are the PFSR in the data path and the PCISR in the channel control state
machine.
At the end of the service routine, the CPU must perform the same dummy write operation to the
EOSRR as for the serial channels. This informs the device that the parallel service is complete.
The write operation to the EOSRR generates a high-priority interrupt to the MPU to cause it to pop
the context stack and restores the device environment to what it was at the start of the interrupt
service.
6.6
Baud Rate Derivation
/* This is a simple code example which shows a way to derive the proper values for
the RCOR/TCOR and RBPR/TBPR register pairs for any baud rate. Routine is called with
the desired baud rate and master clock; global variables cor and bpr are set by the
routine. */
int
brp, cor;
compute_baud(clock, baud_rate)
double
double
{
clock;
baud_rate;
double
int
cor_values[ ] = {8.0, 32.0, 128.0, 512.0, 2048.0, -1.0};
i;
for ( i = 0; cor_values[i] != -1; i++ )
{
brp = (int) ((( clock / baud_rate) / cor_values[i]) + 0.5);
if (brp < 0xFF)
{
cor = i;
bpr = brp;
break;
}
}
相關PDF資料
PDF描述
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
CD105B CD105B
相關代理商/技術參數(shù)
參數(shù)描述
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12BFFA-QL8SP0 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，母型插口 針腳數(shù):12（數(shù)據） 外殼尺寸 - 插件:C 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標記 侵入防護:IP68 - 防塵，防水 外殼材料，鍍層:聚酰胺（PA），尼龍，玻璃纖維增強型 觸頭鍍層:金 特性:后殼，應力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標準包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*