參數(shù)資料
型號： CD1284
廠商： Intel Corp.
英文描述： IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
中文描述： 符合IEEE 1284兼容并行接口控制器兩個高速異步串行端口
文件頁數(shù)： 146/176頁
文件大?。?/td> 2255K
代理商： CD1284
CD1284
—
IEEE 1284-Compatible Parallel Interface Controller
146
Datasheet
The SDTPR is cleared by a device reset.
7.8
Channel Registers
—
Parallel Port
7.8.1
EPP Address Register
This register is only used during EPP mode.
The CD1284 deposits the value obtained during an EPP address write command in this register.
The CD1284 provides this value in response to an EPP address read command.
7.8.2
Host Timeout Value Register
This register holds the 8-bit value used to set the Host timeout period. The HTVR is an unsigned,
binary value. The reset state of this register is
‘
0xFF
’
.
A function missing in Revision C and earlier devices is an on-chip timer to indicate that the remote
host has not responded in a specified time period. The Host timeout is defined in the IEEE STD
1284 specification as a period of one second.
Revision D and newer devices add a user-programmable timer to provide a timeout if the remote
host does not respond to specific parallel port transactions. The timer is started by the parallel port
state machine each time it starts a sequence requiring a host response. Activation of the timer is
automatic and an interrupt is generated to the local host CPU if the timer expires before the remote
host responds.
Note:
Users familiar with the IEEE specification note that the events that start the timer cause the
peripheral device to wait for a remote host-generated event. For example, during the negotiation
sequence after event 2, the peripheral waits for event 3
–
a host-generated event. If the host does
not respond and moves the negotiation sequence to event 4 within one second, the peripheral enters
the
‘
host timeout
’
condition.
The timer is a 14-bit counter clocked by the system clock (CLK) prescaled (divided) by 2048. Then
the 8-bit HTVR (address offset 0x24) is programmed and compared with the most-significant 8 bits
of the 14-bit counter. Each time the parallel port executes an event requiring a host response, the
Register Name: EAR
Register Description: EPP Address
Access: Read/Write
Bit 7
8-Bit Hex Address: 25
Default Value: 00
Bit 6
Bit 5
Bit 4
8-bit Binary Value
Bit 3
Bit 2
Bit 1
Bit 0
Register Name: HTVR
Register Description: Host Timeout Value
Access: Read/Write
Bit 7
Bit 6
HTVR[7]
HTVR[6]
8-Bit Hex Address: 24
Default Value: FF
Bit 5
HTVR[5]
Bit 4
HTVR[4]
Bit 3
HTVR[3]
Bit 2
HTVR[2]
Bit 1
HTVR[1]
Bit 0
HTVR[0]
相關(guān)PDF資料
PDF描述
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
CD105B CD105B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-QL8SP0 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，母型插口 針腳數(shù):12（數(shù)據(jù)） 外殼尺寸 - 插件:C 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標(biāo)記 侵入防護(hù):IP68 - 防塵，防水 外殼材料，鍍層:聚酰胺（PA），尼龍，玻璃纖維增強(qiáng)型 觸頭鍍層:金 特性:后殼，應(yīng)力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*