參數資料
型號： CD1284
廠商： Intel Corp.
英文描述： IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
中文描述： 符合IEEE 1284兼容并行接口控制器兩個高速異步串行端口
文件頁數： 119/176頁
文件大?。?/td> 2255K
代理商： CD1284
IEEE 1284-Compatible Parallel Interface Controller
—
CD1284
Datasheet
119
7.3.1.1
Format 1
—
Reset Channel Command
When bit 7 is set, one of three types of reset operations are initiated, based on the value of the least-
significant two bits. Bit 0 sets the type of reset, either channel-only or full-chip, and bit 1 causes the
FIFO of the selected channel to be flushed.
The two types of reset selected by bit 0 cause very different results. When bit 0 is
‘
0
’
, the reset
command effects only the selected channel. Resetting a channel disables both the receiver and
transmitter, and all FIFOs are flushed (cleared). If bit 0 is
‘
1
’
, a full-chip reset is initiated. This reset
has the same results as a hardware reset caused by activation of RESET*: all channels are disabled,
all FIFOs are flushed, and all control registers set to their power-on reset state.
The completion of the reset operation can be detected the same way as though a power-on or
hardware reset had occurred: the GFRCR changes from zero to the value of the firmware revision.
Note that at the start of the reset operation, the GFRCR is cleared, but it can take some time for this
to occur. Host software should wait for the GFRCR to go to zero, and then wait for it to go non-
zero to indicate that the reset operation is complete. The host can clear the GFRCR before issuing
the reset command and then wait for it to become non-zero.
The FTF (flush serial transmit FIFO) command, bit 1, causes the serial transmit FIFO of the
selected channel to be cleared and pointers reset to the empty state. Any data in the FIFO is lost.
7.3.1.2
Format 2
—
Channel Option Register Change Command
Bit 6
–
combined with any bits 3:1
–
informs the MPU that a change occurred in one of the Channel
Option registers, COR1, COR2, and/or COR3, respectively. It is permissible to indicate that more
than one COR has changed.
This command exists so that changes in the CORs are noted by the MPU, allowing it to update its
internal working register, since it keeps copies of the CORs in its own shadow registers.
Bit 7
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
FTF
Bit 0
Type
Res Chan
Bit
Description
7
This bit must always be
‘
1
’
.
6:2
These bits must always be
‘
0
’
.
1:0
These bits are encoded as:
Bit 7
0
Bit 6
Bit 5
0
Bit 4
0
Bit 3
COR3
Bit 2
COR2
Bit 1
COR1
Bit 0
0
COR Chg
FTF
Type
Function
0
0
Reset current channel.
0
1
Full CD1284 reset.
1
0
Flush serial transmit FIFO of current channel
1
1
Not used.
相關PDF資料
PDF描述
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
CD105B CD105B
相關代理商/技術參數
參數描述
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10
CD-12BFFA-QL8SP0 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，母型插口 針腳數:12（數據） 外殼尺寸 - 插件:C 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標記 侵入防護:IP68 - 防塵，防水 外殼材料，鍍層:聚酰胺（PA），尼龍，玻璃纖維增強型 觸頭鍍層:金 特性:后殼，應力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標準包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*