參數(shù)資料
型號(hào): CD1284
廠商: Intel Corp.
英文描述: IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
中文描述: 符合IEEE 1284兼容并行接口控制器兩個(gè)高速異步串行端口
文件頁(yè)數(shù): 12/176頁(yè)
文件大?。?/td> 2255K
代理商: CD1284
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)
CD1284
IEEE 1284-Compatible Parallel Interface Controller
12
Datasheet
1.0
Overview
Ideal for printers, scanners, tape drives, set-top boxes, and data acquisition applications, the
CD1284 is a multi-function interface controller that implements a high-speed, multi-protocol
parallel port and two asynchronous serial ports. The device has both programmed I/O and DMA
operation (parallel port only), providing flexibility in local CPU interface design and high-speed
data transfers between the device and main memory.
The parallel port implements all modes of the
IEEE STD 1284 Standard Signaling Method for
Bidirectional Parallel Peripheral Interface for Personal Computers
specification, including EPP,
ECP, Reverse Byte, Reverse Nibble, and Compatible. Data transfer rates (up to 2 Mbytes/sec.) are
achievable on the parallel port when the device operates with a 25-MHz clock. The parallel port
data and control signals implement the IEEE STD 1284-defined Level-2 interface in drive type
(symmetrical), current capability (
±
14 mA), slew rate (0.4 V/ns), and 0.8 V hysteresis ( 2.0 V to
+
7.0 V protection is not implemented).
The two serial ports implement the standard asynchronous protocol. Functionally, the serial ports
are identical and register-set-compatible with the CD1400. The table below, shows the differences
between the CD1283 and CD1284.
Also included is a general-purpose port that provides eight bits of individual direction
programmable I/O that can be used for status and control of external functions.
Theory of Operation
The CD1284 is an efficient high-performance communications controller using an on-chip RISC
processor, which off-loads much of the work of sending and receiving data from the CPU.
Specifically for data communications applications, the RISC processor employs a high-
performance architecture developed by Intel. This internal CPU executes all instructions in one
clock cycle, and uses a windowed architecture to ensure zero-overhead context switching for each
type of internal interrupt. The processor is transparent to the user and does not require any
programming. It manages all serial data movement between the CPU and the two serial channels
and provides a flexible interrupt interface for the parallel channel. The parallel channel, being
separate and having its own intelligence, implements a very high-speed, peripheral-side parallel
data interface.
Each of the serial channels consist of separate 12- byte receive and transmit FIFOs. The parallel
channel has a single 64-byte FIFO to support the higher speeds obtainable on the parallel data port.
The serial receive FIFOs all have programmable thresholds to minimize interrupt latency
requirements. The parallel port FIFO has a programmable DMA threshold in both the receive and
transmit directions. The deep FIFOs reduce both the number of interrupt requests made of the CPU
and the time required to service them. The time required to service the requests is reduced by four
unique vectors that provide internal interrupt conditions. Whether it is receive, transmit, modem
signal change, or parallel port, the system spends less time determining the source of the
interrupt.The serial receive interrupt service time is further reduced by providing two types of
receive vectors: one for
good
data and the other for
exception
data. The CPU does not spend
Device
Number of
Serial Channels
Number of
Parallel Channels
CD1283
0
1
CD1284
2
1
相關(guān)PDF資料
PDF描述
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
CD105B CD105B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-QL8SP0 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類(lèi)型:插頭,母型插口 針腳數(shù):12(數(shù)據(jù)) 外殼尺寸 - 插件:C 外殼尺寸,MIL:- 安裝類(lèi)型:自由懸掛 端接:壓接 緊固類(lèi)型:推挽式 朝向:帶標(biāo)記 侵入防護(hù):IP68 - 防塵,防水 外殼材料,鍍層:聚酰胺(PA),尼龍,玻璃纖維增強(qiáng)型 觸頭鍍層:金 特性:后殼,應(yīng)力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標(biāo)準(zhǔn)包裝:1