參數(shù)資料
型號(hào)： CD1284
廠商： Intel Corp.
英文描述： IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
中文描述： 符合IEEE 1284兼容并行接口控制器兩個(gè)高速異步串行端口
文件頁數(shù)： 140/176頁
文件大?。?/td> 2255K
代理商： CD1284
CD1284
—
IEEE 1284-Compatible Parallel Interface Controller
140
Datasheet
7.7.7
Parallel Channel Reset Register
This register exists only in the Channel 0 register set and is in the equivalent address location as the
MSVR register of the serial channels.
7.7.8
Parallel FIFO Control Register
This register controls overall function of the parallel FIFO. These functions include resetting
(flushing) the FIFO, enabling DMA transfers, enabling host interrupts, run-length encoding, and so
on. The host sets these bits according to the mode of operation required.
After hard reset (RESET* or a CCR command of x
’
81 in one of the two serial channels), this
register is cleared to all zeros.
2
Reserved:
Must be
‘
0.
’
1
AsyncDMA:
AsyncDMA causes the device to synchronize the DMAACK* signal to the internal clock (rising
clock edge). This capability provides an asynchronous DMA interface for systems that cannot meet the set-up
times required by the synchronous DMA logic.
Refer to
Chapter 8.0
for specific timing relationships between CLK and DMAACK* when AsyncDMA is
enabled.
0
Unfair:
This bit overrides the Fair Share function of the device. If this bit is set, the device posts service
requests even if the service request is already asserted by an external device. The override is in effect for
channels 2 and 3; Fair Share is not functional on the parallel service request.
For applications where the three serial channel service request outputs are wire-OR
’
ed together, set Unfair so
that an interrupt of one type does not prevent posting one of the other types (receive, transmit, and modem).
Register Name: PCRR
Register Description: Parallel Channel Reset
Access: Read/Write
Bit 7
Bit 6
0
0
8-Bit Hex Address: 6C
Default Value: 00
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
PChReset
Bit
Description
Bit
Description
7:1
Reserved:
Must be
‘
0
’
0
PChReset:
Setting this bit asserts the equivalent of a hardware power-on reset to the parallel channel,
channel 0. If set by the host, it must be cleared to resume normal parallel channel operation. This hardware
reset affects only the parallel channel and has no affect on other functions of the device.
Register Name: PFCR
Register Description: Parallel FIFO Control
Access: Read/Write
Bit 7
Bit 6
FIFOres
DMAen
8-Bit Hex Address: 31
Default Value: 00
Bit 5
DMAdir
Bit 4
IntEn
Bit 3
RLEen
Bit 2
setTAG
Bit 1
ErrEn
Bit 0
DMAbufWe
相關(guān)PDF資料
PDF描述
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
CD105B CD105B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-QL8SP0 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，母型插口 針腳數(shù):12（數(shù)據(jù)） 外殼尺寸 - 插件:C 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標(biāo)記 侵入防護(hù):IP68 - 防塵，防水 外殼材料，鍍層:聚酰胺（PA），尼龍，玻璃纖維增強(qiáng)型 觸頭鍍層:金 特性:后殼，應(yīng)力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*