參數(shù)資料
型號： CD1284
廠商： Intel Corp.
英文描述： IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
中文描述： 符合IEEE 1284兼容并行接口控制器兩個高速異步串行端口
文件頁數(shù)： 142/176頁
文件大小： 2255K
代理商： CD1284
CD1284
—
IEEE 1284-Compatible Parallel Interface Controller
142
Datasheet
The PFEP is cleared by a device or FIFO reset.
7.7.10
Parallel FIFO Fill Pointer Register
This register holds the internal fill location pointer of the FIFO. It identifies the location in the
FIFO to receive the next data byte from the pipeline.
The PFFP is cleared by a device or FIFO reset.
7.7.11
Parallel FIFO Holding Register 1
7.7.12
Parallel FIFO Holding Register 2
These two 1-byte registers provide a data pipeline between the FIFO and DMA buffer. Data always
flows into PFHR1 first, then to PFHR2, and finally, either to the FIFO or the DMABUF register.
The flow is to the FIFO if DMAdir is
‘
1
’
and, from the FIFO if DMAdir is
‘
0
’
. The pipeline and the
holding registers support
‘
tagged
’
data for complete support of ECP Parallel Port mode. Tagged
data is either an address or a run-length code.
If RLEen (PFCR[3]) is set, in the receive direction, run-length codes are captured in the RLCR for
decompression of received data. ECP address codes are recognized and pass into the PFHR1
–
PFHR2 pipeline. The presence of an ECP address interrupts DMA flow and causes an interrupt to
the host so it can remove the tagged data from the pipeline by reading either PFHR2 or PFHR1.
In the transmit direction, the host can introduce ECP address (tagged) data or run-length codes for
precompressed data by setting the SetTAG bit (PFCR[2]) and writing the byte to be tagged to
PFHR1. For each tagged data transfer, the SetTAG bit must be set prior to writing to PFHR1. To
perform a tagged data transfer, the automatic DMA function must be disabled prior to the transfer
(set DMAen
=
0). This can be done at the same time that SetTAG is set to
‘
1
’
.
Register Name: PFFP
Register Description: Parallel FIFO Fill Pointer
Access: Read/Write
Bit 7
Bit 6
0
0
8-Bit Hex Address: 38
Default Value: 00
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
6-bit binary FIFO Pointer Value
Register Name: PFHR1
Register Description: Parallel FIFO Holding Register 1
Access: Read/Write
Bit 7
Bit 6
8-Bit Hex Address: 35
Default Value: 00
Bit 5
Bit 4
8-bit Character Data
Bit 3
Bit 2
Bit 1
Bit 0
Register Name: PFHR2
Register Description: Parallel FIFO Holding Register 2
Access: Read/Write
Bit 7
Bit 6
8-Bit Hex Address: 36
Default Value: 00
Bit 5
Bit 4
8-bit Character Data
Bit 3
Bit 2
Bit 1
Bit 0
相關(guān)PDF資料
PDF描述
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
CD105B CD105B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-QL8SP0 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，母型插口 針腳數(shù):12（數(shù)據(jù)） 外殼尺寸 - 插件:C 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標(biāo)記 侵入防護(hù):IP68 - 防塵，防水 外殼材料，鍍層:聚酰胺（PA），尼龍，玻璃纖維增強(qiáng)型 觸頭鍍層:金 特性:后殼，應(yīng)力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*