參數(shù)資料
型號(hào)： CD1284
廠商： Intel Corp.
英文描述： IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
中文描述： 符合IEEE 1284兼容并行接口控制器兩個(gè)高速異步串行端口
文件頁數(shù)： 22/176頁
文件大?。?/td> 2255K
代理商： CD1284
CD1284
—
IEEE 1284-Compatible Parallel Interface Controller
22
Datasheet
DPASS*
71
O
ACTIVE-LOW DAISY PASS:
This output is driven active during service acknowledge
cycles to enable the next device in the daisy chain. It is driven active when no valid
service request exists for the type of service acknowledge input active. In multiple
CD1284 designs, this signal is normally connected to the DGRANT* input of the next
device in the chain.
PD[7:0]
41
–
48
I/O
PARALLEL PORT DATA LINES [7:0]:
Bidirectional (depending on the protocol being
used), these signals are used to transfer data through the interface between the
master and slave.
GP[7:0]
53
–
60
I/O
GENERAL PURPOSE I/O [7:0]:
General-purpose input/output port data lines. These
signals are individually direction programmable and act as inputs or outputs. The
corresponding bit in the GPDIR register controls the direction of each signal. The
GPIO register provides the control/status of the actual signals.
A_1284
31
I
1284 ACTIVE INPUT:
(SLCTIN* in Compatibility mode). Active-high.
nInit
34
I
INIT SIGNAL:
(INIT* in Compatibility mode). Active-low.
HstBsy
32
I
HOST BUSY:
(AUTOFD* in Compatibility mode). Active-high.
HstClk
33
I
HOST CLOCK:
(STROBE* in Compatibility mode). Active-low.
The above four parallel handshake signals are driven by the master in an IEEE STD 1284 interface, and as such are inputs to
the CD1284. Their functions depend on the transfer protocol selected. Refer to the IEEE STD 1284 document for protocol
functions.
PerClk
37
O
PERIPHERAL CLOCK:
(ACK* in Compatibility mode). Active-low.
PerBsy
36
O
PERIPHERAL BUSY:
(BUSY in Compatibility mode). Active-high.
AkDaRq
35
O
ACKNOWLEDGE DATA REQUEST:
(PError in Compatibility mode).
Xflag
39
O
EXTENSIBILITY FLAG:
(SELECT in Compatibility mode).
nDatAv
38
O
DATA AVAILABLE
: (FAULT* in Compatibility mode). Active-low.
The above five parallel handshake signals are driven by the slave in an IEEE STD 1284 interface and are outputs from the
CD1284. Their functions depend on the transfer protocol selected. Refer to the IEEE STD 1284 document for protocol functions.
EBDIR
49
O
EXTERNAL BUFFER DIRECTION:
This signal is controlled by the internal parallel-
port-control state machine and is used to control the direction of an external buffer
connected to the parallel-port data bus. An external buffer could be desirable in
applications that require higher drive capacity than those provided by the CD1284.
EBDIR can be used in conjunction with PDBEN to control this buffer. EBDIR is a logic
‘
0
’
when the parallel data bus is in an output mode and a logic
‘
1
’
when in an input
mode. It can be connected directly to the direction control input of a 74245-type
device.
PDBEN
51
O
PARALLEL DATA BUS ENABLE:
This signal can be used to control a buffer on the
parallel port data lines in applications requiring more signal drive capability than that
provided by the CD1284. The signal is controlled by the internal parallel port control
state-machine. When low, the parallel port data bus is off (not driving); when high, the
port is in an output mode and is actively driving. The signal toggles between on and off
states during output modes and is active (high) only when the data bus pins are in the
active driving state. This signal can be logically connected to the enable control of
74245 (or equivalent) bidirectional buffers.
TXD[3,2]
16, 18
O
TRANSMIT DATA:
TXD[3,2] are outputs of serial channel numbers two and three.
RXD[3,2]
17, 19
I
RECEIVE DATA:
RXD[3, 2] are outputs of serial channel numbers two and three.
RTS[3,2]*
21, 26
O
REQUEST TO SEND:
These are active-low outputs of serial channel numbers two
and three.
DTR[3,2]*
20, 25
O
DATA TERMINAL READY:
These are active-low outputs of serial channels two and
three.
CTS[3,2]*
22, 27
I
CLEAR TO SEND:
These are active-low inputs for serial channels two and three.
Table 1. Pin Descriptions
(Sheet 3 of 4)
Symbol
Pin No.
Type
Description
相關(guān)PDF資料
PDF描述
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
CD105B CD105B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-QL8SP0 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，母型插口 針腳數(shù):12（數(shù)據(jù)） 外殼尺寸 - 插件:C 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標(biāo)記 侵入防護(hù):IP68 - 防塵，防水 外殼材料，鍍層:聚酰胺（PA），尼龍，玻璃纖維增強(qiáng)型 觸頭鍍層:金 特性:后殼，應(yīng)力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*