- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379802 > CD1284 (Intel Corp.) IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports PDF資料下載
參數(shù)資料
| 型號： | CD1284 |
| 廠商： | Intel Corp. |
| 英文描述： | IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| 中文描述： | 符合IEEE 1284兼容并行接口控制器兩個高速異步串行端口 |
| 文件頁數(shù)： | 51/176頁 |
| 文件大?。?/td> | 2255K |
| 代理商： | CD1284 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁
IEEE 1284-Compatible Parallel Interface Controller
—
CD1284
Datasheet
51
Following a valid start bit, the bit engine begins receiving data bits. At the end of the programmed
number of bits, following bits are checked for parity (if enabled) and a valid stop bit. A valid stop
bit is defined as a mark or logic
‘
1
’
on the input. If a valid stop bit is not detected, a framing error is
noted for the character. After a properly assembled (no framing error) character has been received,
it is checked for several special conditions (see
Section 5.6
and
Section 5.7
) and the overrun
condition before it is placed in the receive FIFO. If no errors or special character processing is
required, the character is considered
‘
good
’
data and placed directly in the FIFO. If errors exist, it is
placed in the FIFO as
‘
exception
’
data along with status indicating the type of error. As each good
character is placed in the FIFO, the RDCR (Receive Data Count register) is updated to reflect the
number of good characters currently in the FIFO.
The receive FIFO has a programmable threshold to determine the level where the CD1284 requests
receive data service. This level is programmed through the RxTh[3:0] bits (COR3[3:0]). The CPU
can set the threshold to any number of characters from 1 to 12.
Note:
This only sets the level where the CD1284 posts a service request and not the depth of the FIFO.
When the CPU responds to a receive good data service request, it can read any number of
characters out of the FIFO, from zero up to the number indicated in the RDCR before exiting the
service routine. If the number read is zero, the CD1284 posts another request for service almost
immediately. If the number of characters read is less than the number indicated by the RDCR, but
enough so that the number in the FIFO falls below the threshold, a new request is not made until
the threshold is once again exceeded. Since the MPU circularly scans the channels, another channel
can post a receive service request before this channel has the opportunity, this is why the request
for service is posted
‘
almost immediately
’
.
5.5.2
Receiver Timer Operations
Also associated with each receiver FIFO is a timer that has its duration set in the RTPR. This timer
provides two services in relation to the receive FIFO operation: a timeout to prevent
‘
stale
’
data in
the FIFO and a timeout after the last character is removed from the FIFO.
The first type, type 1, occurs if the receive FIFO does not reach the set threshold before the
programmed time period expires. The second type, type 2, occurs if the timer expires and no new
data has been placed in the FIFO after the last character is removed
—
this is the NNDT (No New
Data Timeout) service request.
The timer is driven by the prescaled clock selected in the PPR in the Global register set. This timer
is loaded with the value contained in the RTPR each time a character is placed in the receive FIFO
or when the last character is removed from the FIFO. Each
‘
tick
’
of the prescaler decrements the
timer. If the timer reaches zero and the receiver interrupts are enabled, the MPU generates a receive
data service request for the valid timeout condition.
Type 1
If there are characters in the FIFO but the threshold level has not been reached, a good data service
request is posted when the timer expires. This function is provided to prevent data from remaining
in the FIFO for long (potentially infinite) periods of time because the remote did not send enough
data to fill the FIFO to the threshold level. This timeout cannot be disabled.
相關PDF資料 |
PDF描述 |
|---|---|
| CD13002 | NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR |
| CD14538 | CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR |
| CD14538BMS | CMOS Dual Precision Monostable Multivibrator |
| CD15B-15MB | CD105B |
| CD105B | CD105B |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CD-12AFFM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12AFFM-QR8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12AMMM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12BFFA-LL7001 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標準包裝:10 |
| CD-12BFFA-QL8SP0 | 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，母型插口 針腳數(shù):12（數(shù)據(jù)） 外殼尺寸 - 插件:C 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標記 侵入防護:IP68 - 防塵，防水 外殼材料，鍍層:聚酰胺（PA），尼龍，玻璃纖維增強型 觸頭鍍層:金 特性:后殼，應力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復。