- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379802 > CD1284 (Intel Corp.) IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports PDF資料下載
參數(shù)資料
| 型號： | CD1284 |
| 廠商： | Intel Corp. |
| 英文描述： | IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| 中文描述： | 符合IEEE 1284兼容并行接口控制器兩個高速異步串行端口 |
| 文件頁數(shù)： | 55/176頁 |
| 文件大小： | 2255K |
| 代理商： | CD1284 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁
IEEE 1284-Compatible Parallel Interface Controller
—
CD1284
Datasheet
55
The transmitter is capable of performing several special functions such as break generation, inter-
character delays, and automatic flow control. These functions are discussed in
Section 5.6
,
Section
5.7
, and
Section 5.8
.
As with the receiver, the transmitter has a timer associated with it. This timer generates the timing
for embedded transmit commands that send line breaks and inter-character delays. Whenever the
MPU detects an embedded transmit command specifying the delay command, this timer is loaded
with the value contained in the parameter byte. Then the timer is decremented on each tick of the
PPR (prescaler timer) until it reaches zero. At that time, the delay terminates unless the next
character in the FIFO is the beginning of another delay command sequence.
5.6
Flow Control
In all data communications applications, data is sent from one system to another by a protocol.
Most systems have a method of buffering data for transmission and reception.
In asynchronous protocol, there is no way at the protocol level to determine the length of a data
transmission. Therefore, it is not normally possible to designate a buffer area to handle the entire
length of the transmission. Also, the hardware receiving the data generally has a limited amount of
buffer area
—
usually a FIFO
—
and, if the CPU does not unload data fast enough, the buffer or
FIFO can overflow. For these reasons, two methods are provided to stop the remote from sending
data until there is space to receive data. This is known as flow control.
Flow control can be in-band or out-of-band. In-band flow control uses special characters that can
be sent to the CPU to stop data transmission. Out-of-band flow control are signals outside the serial
data channel that perform the same function: the RTS* (Request To Send) and CTS* (Clear To
Send) signal set, and the DSR* (Data Set Ready) and DTR* (Data Terminal Ready) signals.
The CD1284 supports manual flow control and has built-in capabilities for automatic and/or semi-
automatic (depending on direction and options) implementation without CPU intervention.
5.6.1
In-Band Flow Control
In-band flow control is implemented by special characters imbedded in the serial data stream; one
to request that transmission stop and one to request that data transmission resume. Any character
can be selected, although conventionally, the XON or DC1 (x
’
11) and XOFF or DC3 (x
’
13)
characters are selected if the ASCII character set is being used.
XOFF designates the character used to stop data transmission. XON determines the character used
to resume transmission. Whether these characters are used, the CD1284 allows the two characters
to be set to any value appropriate to the system design by the value programmed in SCHR1 and
SCHR2 (Special Character register 1 and 2).
SCHR1 defines the XON character and SCHR2 defines the XOFF character. These registers must
be initialized by the CPU; the default value loaded during device reset is
‘
x
’
00
’
.
5.6.2
Receiver In-Band Flow Control
When the CPU senses that the sender requires flow-control due to the receive buffer filling too fast
to service, it can request the remote stop transmission by the transmitter sending an XOFF
character. This is accomplished by issuing a send special character 2 command through the CCR.
The CD1284 then transmits the character programmed in SCHR2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD13002 | NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR |
| CD14538 | CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR |
| CD14538BMS | CMOS Dual Precision Monostable Multivibrator |
| CD15B-15MB | CD105B |
| CD105B | CD105B |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD-12AFFM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12AFFM-QR8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12AMMM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12BFFA-LL7001 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12BFFA-QL8SP0 | 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，母型插口 針腳數(shù):12（數(shù)據(jù)） 外殼尺寸 - 插件:C 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標(biāo)記 侵入防護:IP68 - 防塵，防水 外殼材料，鍍層:聚酰胺（PA），尼龍，玻璃纖維增強型 觸頭鍍層:金 特性:后殼，應(yīng)力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。