參數(shù)資料
型號(hào): CD1284
廠商: Intel Corp.
英文描述: IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
中文描述: 符合IEEE 1284兼容并行接口控制器兩個(gè)高速異步串行端口
文件頁數(shù): 115/176頁
文件大小: 2255K
代理商: CD1284
IEEE 1284-Compatible Parallel Interface Controller
CD1284
Datasheet
115
7.2.3
Parallel Interrupt Vector Register
The value in this register is placed on the data bus, DB[7:0], when SVCACKP* is activated in
response to an active SVCREQP*. See
Section 7.4.6 on page 128
for more details on the LIVR.
7.2.4
Receive Data/Status Registers
The Receive Data/Status register serves two purposes. During a serial receive-service acknowledge
for good data, the RDSR provides access to the receive FIFO. The number of characters available
in the FIFO is indicated by the RDCR, and is described in
Section 7.5
. Any number of characters,
up to the value in the RDCR, can be read from the FIFO. All internal FIFO pointers are updated by
the on-chip processor.
During a serial receive exception service acknowledge, the RDSR provides both the received
character and the status that caused the exception condition. By definition, a receive exception
service request has only one character available (multiple receive exceptions produce multiple
service requests). The first read from the RDSR provides the exception status, and the second read
Register Name: PIVR
Register Description: Parallel Interrupt Vector
Access: Read only
Bit 7
Bit 6
X
X
8-Bit Hex Address: 40
Default Value: 00
Bit 5
X
Bit 4
X
Bit 3
X
Bit 2
IT2
Bit 1
IT1
Bit 0
IT0
IT2
IT1
IT0
Description
0
0
0
No parallel interrupt source is active.
0
0
1
Group 1: Modem signal change service request.
0
1
0
Invalid.
l
l
l
0
1
1
1
0
0
The parallel port state machine requests service.
1
0
1
The parallel port data pipeline requests service.
1
1
0
Both the parallel port state machine and the parallel port data
pipeline request service.
1
1
1
Invalid.
Register Name: RDSR
Register Description: Receive Data
Access: Read only
Bit 7
8-Bit Hex Address: 62
Default Value: 00
Bit 6
Bit 5
Bit 4
Received Character
Bit 3
Bit 2
Bit 1
Bit 0
Register Name: RDSR
Register Description: Receive Status
Access: Read only
Bit 7
Timeout
SC Det2
8-Bit Hex Address: 62
Default Value: 00
Bit 6
Bit 5
SC Det1
Bit 4
SC Det0
Bit 3
Break
Bit 2
PE
Bit 1
FE
Bit 0
OE
相關(guān)PDF資料
PDF描述
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
CD105B CD105B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-QL8SP0 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭,母型插口 針腳數(shù):12(數(shù)據(jù)) 外殼尺寸 - 插件:C 外殼尺寸,MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標(biāo)記 侵入防護(hù):IP68 - 防塵,防水 外殼材料,鍍層:聚酰胺(PA),尼龍,玻璃纖維增強(qiáng)型 觸頭鍍層:金 特性:后殼,應(yīng)力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標(biāo)準(zhǔn)包裝:1