參數(shù)資料
型號: CD1284
廠商: Intel Corp.
英文描述: IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
中文描述: 符合IEEE 1284兼容并行接口控制器兩個高速異步串行端口
文件頁數(shù): 153/176頁
文件大?。?/td> 2255K
代理商: CD1284
IEEE 1284-Compatible Parallel Interface Controller
CD1284
Datasheet
153
7.8.13
Short Pulse Register
This register performs two functions,
It sets the duration of the short pulse used by the IEEE 1284 protocols for all modes other than
Compatibility;
In Compatibility mode, it sets the duration of the ACK* pulse.
For non-compatible modes, SPR must be set to n
2, where n is the number of CLKs in a 500-ns
pulse. The peripheral host initializes this register with the appropriate value to generate a 500-ns
pulse width based on the operating frequency of the device. In Compatibility mode, SPR should be
set to the needed length of the ACK* pulse. This is provided to enable the device to interface to
Bit
Description
7:5
These read-only bits are always
0
.
4
TestMux:
When this bit is set, the state of the state machine is multiplexed onto the GPIO pins for debugging
purposes.
GPIO is not possible when this bit is set.
3:2
Clear Pause
and
Set Pause:
These commands implement an error pause in Compatibility mode. Usually,
errors are presented to the host parallel port by the peripheral during the active BUSY period of a data
transfer. SetPs remains set until ClrPs is set, at which time both clear.
In most cases, the slave host also sets RevRq at the same time when SetPs is set to:
1) Lockup Compatibility mode with BUSY high, and
2) Request a reverse transfer if the master requests that an additional status be sent in the reverse direction
1
EPP Interrupt Request:
This command causes the state machine to generate the EPP interrupt sequence.
This bit clears on the initiation of the Intr (PerClk) pulse on the parallel port interface.
0
Reverse Request:
This command requests that the host parallel port initiate the defined interface reversal
handshake as defined by the IEEE STD 1284 specification. The command bit clears to indicate completion
after the command executes on the interface. For Reverse Nibble and Reverse Byte modes, this occurs after
negotiation is complete; in ECP mode, it occurs after the Reverse Request signal on the parallel port interface
goes low.
In ECP mode, nPeriphRequest (nFault) is driven low to request that the host-side parallel port reverse the
direction of the interface.
When this bit is set upon termination of Compatibility mode, the CD1284 can indicate that reverse data is
available (through the nDataAv signal) immediately upon recognition of a Reverse Nibble or Reverse Byte
negotiation. To obtain this behavior, this bit should be initialized to
1
and set to
1
upon termination of
Compatibility mode.
Register Name: SPR
Register Description: Short Pulse
Access: Read/Write
8-Bit Hex Address: 26
Default Value: 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
8-bit Binary Value
相關(guān)PDF資料
PDF描述
CD13002 NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR
CD14538 CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR
CD14538BMS CMOS Dual Precision Monostable Multivibrator
CD15B-15MB CD105B
CD105B CD105B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD-12AFFM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AFFM-QR8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12AMMM-QL8D01 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-LL7001 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10
CD-12BFFA-QL8SP0 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭,母型插口 針腳數(shù):12(數(shù)據(jù)) 外殼尺寸 - 插件:C 外殼尺寸,MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標(biāo)記 侵入防護(hù):IP68 - 防塵,防水 外殼材料,鍍層:聚酰胺(PA),尼龍,玻璃纖維增強(qiáng)型 觸頭鍍層:金 特性:后殼,應(yīng)力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標(biāo)準(zhǔn)包裝:1