- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379802 > CD1284 (Intel Corp.) IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports PDF資料下載
參數(shù)資料
| 型號(hào)： | CD1284 |
| 廠商： | Intel Corp. |
| 英文描述： | IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports |
| 中文描述： | 符合IEEE 1284兼容并行接口控制器兩個(gè)高速異步串行端口 |
| 文件頁(yè)數(shù)： | 141/176頁(yè) |
| 文件大?。?/td> | 2255K |
| 代理商： | CD1284 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)當(dāng)前第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)
IEEE 1284-Compatible Parallel Interface Controller
—
CD1284
Datasheet
141
7.7.9
Parallel FIFO Empty Pointer Register
This register holds the internal empty location pointer of the FIFO. It identifies the location in the
FIFO from which the next byte of data transfers from the FIFO.
Bit
Description
7
FIFO Reset:
This bit must be set together with the correct value of DMAdir to properly initialize the data
pipeline and FIFO registers for data transfer or when a new data transfer direction is desired. Any data
remaining in the FIFO is discarded. The FIFO remains in reset mode until this bit is cleared with a second
register write operation.
6
DMA Enable:
This bit must be set for DMA requests to move data to or from the FIFO to be made. When
DMAen
=
1, The PFQR quantity value is compared with the PFTR user-programmed threshold value. In
Receive mode, if the threshold is equalled or exceeded, DMAREQ* is asserted and causes DMA data
transfers of whole (2-byte) words from the FIFO by the data pipeline. In Transmit mode, if the amount of data
in the FIFO is equal to or less than the threshold, DMAREQ* is asserted causing DMA data transfers of whole
(2-byte) words to the FIFO by the data pipeline.
5
DMA Direction:
This bit sets the direction of transfer between the parallel FIFO and system memory. If
DMAdir
=
1, the direction is transmit (system memory to the parallel FIFO); if it is
‘
0
’
, the direction is receive.
The desired DMAdir value must be set together with FIFOres when initializing the FIFO logic for data transfer.
Once a DMAdir value is set and the FIFOres is complete, that DMAdir selection must be maintained during
any other changes to the control bits of the PFCR.
Note:
This bit sets the direction of the channel, even when DMA is not enabled. The proper direction must be
set regardless of the DMAen bit.
4
Interrupt Enable:
This is the master interrupt enable for the parallel channel. This bit must be set for any
interrupts generated by the data pipeline, parallel port, or error status. In Poll-mode operation, host software
toggles this bit to signal the completion of the service-acknowledge cycle. Toggling this bit updates the state
of SVCREQP* and the PIR according to the current state of PCISR, DERR, and PFSR. For this reason,
PCISR, DERR, and PFSR should be read and cleared at the end of the service routine to ensure that no
requests were skipped. This is because an edge-sensitive interrupt controller may not detect a request active
when the program returns from the service routine.
3
RLE Enable:
The state of this bit enables RLE encoding/decoding for the direction defined by DMAdir. The
RLEen bit effects the flow of data through the data pipeline in the transmit direction. Data flow into the FIFO is
managed in such a way that PFHR1 and PFHR2 are kept full to permit evaluation of data sequences for
possible compression. The effect is that following any data transfer while RLEen is set, the final 2 bytes
written to the DMABUF register are kept in PFHR1 and PFHR2. To allow these bytes to be moved into the
FIFO or to make room in PFHR1 for a tagged data transfer, RLEen must be
‘
0
’
and both DMAen and
DMAbufWe must be
‘
0
’
.
2
Set TAG:
This bit specifies that the next character written to the parallel channel by the PFHR1 register is to
be tagged as an ECP or EPP special character (for a detailed explanation of the special handling of these
characters, see
Section 5.13
). The setTAG bit is cleared by a write to PFHR1 thus, this bit must be set each
time a tagged character is to be written.
1
Error Interrupt Enable:
This bit enables a non-zero DataErr status to cause an interrupt if IntEn is also set.
0
DMA Buffer Write Enable:
This bit must be set to enable host writes to the DMABUF register. It also enables
the FIFO data pipeline to empty the DMABUF register when written to by the host system. In this case, the
system writes to the DMA buffer (without DMA transfers) providing a low-performance alternative to DMA
transfers.
Register Name: PFEP
Register Description: Parallel FIFO Empty Pointer
Access: Read/Write
Bit 7
Bit 6
0
0
8-Bit Hex Address: 39
Default Value: 00
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
6-bit binary FIFO Pointer Value
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD13002 | NPN SILICON PLANAR EPITAXIAL, HIGH VOLTAGE FAST SWITCHING POWER TRANSISTOR |
| CD14538 | CMOS DUAL PRECISION MONOSTABLE MULTIVIBRATOR |
| CD14538BMS | CMOS Dual Precision Monostable Multivibrator |
| CD15B-15MB | CD105B |
| CD105B | CD105B |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD-12AFFM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12AFFM-QR8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12AMMM-QL8D01 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12BFFA-LL7001 | 功能描述:MIDDLE 制造商:amphenol ltw 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:10 |
| CD-12BFFA-QL8SP0 | 功能描述:CONN PLUG FMALE 12POS CRIMP 制造商:amphenol ltw 系列:X-Lok 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，母型插口 針腳數(shù):12（數(shù)據(jù)） 外殼尺寸 - 插件:C 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:壓接 緊固類型:推挽式 朝向:帶標(biāo)記 侵入防護(hù):IP68 - 防塵，防水 外殼材料，鍍層:聚酰胺（PA），尼龍，玻璃纖維增強(qiáng)型 觸頭鍍層:金 特性:后殼，應(yīng)力消除 電壓 - 額定:- 額定電流:5A 觸頭鍍層厚度:- 工作溫度:-20°C ~ 80°C 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。