參數(shù)資料
型號(hào)： T7230A
廠商： Lineage Power
元件分類： 通信及網(wǎng)絡(luò)
英文描述： Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述： Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
文件頁數(shù)： 88/110頁
文件大?。?/td> 752K
代理商： T7230A
Preliminary Data Sheet
T7230A Primary Access Framer/Controller
June 1997
84
Lucent Technologies Inc.
Register Structure
(continued)
Parameter/Control Registers
(continued)
Framer Squelch Code Register (PR5)
These 8 bits are transmitted in each time slot when the transmit channel squelch command is enabled.
Table 60. Framer System Squelch Code Register (PR5)
Transmit Sa Source Register (PR6)
These bits contain the transmit Sa bits and define the source of the Sa bits.
Table 61. Sa4—Sa8 Source Register (PR6)
Bits
0—7
Description
System Squelch Code 0—7 (SQ0—SQ7)
CEPT: XSA Mask
(XSAE4—XSAE8) Default = 1
.
Bits
0—4
5
Description
Transmit Sa4—Sa8 Bit (XSA4—XSA8).
System Frame Sync Mask (SYSFSM).
A 1 masks the system frame synchronization signal in the transmit framer section.
Note
: The transmit framer must see at least one valid system synchronization pulse to initialize its counts;
afterwards, this bit may be set.
It it suggested for those applications that have jitter on the transmit clock signal relative to the system
clock signal to enable this bit so that the jitter is isolated from the transmit framer.
Sa-Bit Source (SAS).
A 1 enables the transmission of Sa[8:4] bits from the bits 0 to 4 of this register.
If 0, then the Sa[8:4] bits are transmitted from the system interface transparently through the framer unit;
the system data must maintain a biframe alignment pattern of alternating 1, 0 in bit 2 of all time slot 0s on
the receive CHI. Bit 2 must be 1 in those frames containing the Sa bit information; bit 2 must be 0 in those
frames not containing Sa bit information. When the biframe alignment is not correct, the transmit framer
will transmit corrupt data.
Transmit Sa4 Source (Sa4S).
A 1 enables the transmit facility data link input (XFD) to source the transmit Sa4 bit. All other sources are
ignored.
6
7
相關(guān)PDF資料
PDF描述
T7256 ISDN Transceiver(ISDN收發(fā)器)
T7234 ISDN Transceiver(ISDN收發(fā)器)
T7237 ISDN Transceiver(ISDN收發(fā)器)
T7264 U-Interface 2B1Q Transceiver(U接口 2B1Q收發(fā)器)
T7264 T7264 U-Interface 2B1Q Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T-7230A--ML 制造商:Rochester Electronics LLC 功能描述:- Bulk
T7230-ML3 制造商:AGERE 功能描述:
T7-231A1 功能描述:撥動(dòng)開關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明:
T7-231A2 制造商:OTTO Engineering Inc 功能描述:2POLE, SOLDER, STD,
T7-231A2D 功能描述:撥動(dòng)開關(guān) ON NONE OFF 2 Pole Standard LeverLock RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*