- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄365350 > PC87413 (National Semiconductor Corporation) LPC ServerI/O for Servers and Workstations PDF資料下載
參數(shù)資料
| 型號(hào)： | PC87413 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | LPC ServerI/O for Servers and Workstations |
| 中文描述： | LPC ServerI /服務(wù)器和工作站 |
| 文件頁(yè)數(shù)： | 93/257頁(yè) |
| 文件大?。?/td> | 3163K |
| 代理商： | PC87413 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)當(dāng)前第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)
5.0 X-Bus Extension
(Continued)
Revision 1.2
93
www.national.com
P
There are two X-Bus address modes:
G
Normal Address mode - A signal is assigned for each address line (only XA11-XA0 are available at the device pins)
and a non-multiplexed address data bus is used. In this mode, only address signals 0 through 11 are generated.
G
Latched Address mode - The number of pins used for outputting the address is reduced. The address lines are mul-
tiplexed with the data bus. External latches may be used to generate address signals from the multiplexed bus. These
address signals are required to access memory and I/O devices. In this mode address, signals 0 through 27 are gen-
erated, allowing access to memory in excess of 1 Mbyte.
There are two X-Bus transaction modes:
G
Mode 0 - The X-Bus transactions are ISA-like, using separate read and write signals. XWR_XRW functions as the
write signal (XWR); XRD_XEN functions as the read signal (XRD). The following speed levels are available for
Mode 0, X-Bus transactions:
—
Normal
—
Fast
—
Turbo
G
Mode 1 - The X-Bus transactions are read/write and enable controlled transactions, using XWR_XRW as the read
and write signal (XRW) and XRD_XEN as the enable signal (XEN). When XWR_XRW is high, it identifies a read
transaction; when low, it identifies a write transaction.
5.2.1
Transaction Clock
X-Bus access timing is referenced to an internal clock referred to as CLK or “the clock”. Transactions are described in terms
of this clock and the AC specifications are also defined relative to it. This provides an easy way for calculating the timing
during system design. Note that the system interface is optimized for an asynchronous interface. For hints on how to use the
asynchronous interface, refer to the usage hints in Section 5.5 on page 115.
X-Bus Clock:
G
For transactions triggered by the LPC bus, the clock is an internal version of the LPC clock (i.e., it has the same fre-
quency but may have some phase delay).
G
For transactions driven by the ACCESS.bus (
PC87417
), the clock is the Standby clock as defined in Section 2.3.1 on
page 36.
5.2.2
The PC8741x has four chip-select signals (XCS3-0) to control the X-Bus accesses to off-chip devices. The PC8741x X-Bus
functional block enables flexible association of these chip selects with I/O and memory address ranges in the LPC address
space. The Zone Mapping field of the X-Bus Select Configuration registers defines the decoded address range(s) to which
the specific XCSn signal responds. In addition, the X-Bus Configuration register enables specifying the access time for each
select signal via bits that control the fixed wait and variable wait cycles (using the XRDY input).
If the chip-select signal setting results in a conflict in which one or more selects are configured for the same zone, XCS0 has
the highest priority and XCS3 has the lowest. The XCSn signal with the lower priority remain inactive and their Select Con-
figuration register setting is ignored. For zones that are not associated with one of the chip-select signals, the X-Bus does
not respond to LPC transactions.
In addition, X-Bus transactions may be generated in response to a request from the ACCESS.bus (
PC87417
). In such a
case, the target select signal (XCS3) and the offset address are specified in the ACCESS.bus protocol. See Section 6.2.9
on page 121 for the specification of ACCESS.bus operation.
Programmable Range Chip Select
5.2.3
The BIOS memory on the LPC bus can occupy one of three regions in the memory space (see Table 28 on page 76). Ad-
dress translation between the LPC bus address and the X-Bus is performed as follows:
I/O Transactions.
The 16-bit address received from the LPC bus is used to decode the different I/O zones described in
Section 3.15.2 on page 75. The address is then left-padded with zeroes (address lines 16 through 27) to create the 28-line
input address to the X-Bus Extension functional block.
LPC and FWH Address-to-X-Bus Address Translation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC87414 | LPC ServerI/O for Servers and Workstations |
| PC87416 | LPC ServerI/O for Servers and Workstations |
| PC87417 | LPC ServerI/O for Servers and Workstations |
| PC87415 | PCI-IDE DMA Master Mode Interface Controller |
| PC87415VCG | PCI-IDE DMA Master Mode Interface Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC87414 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
| PC87415 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:PCI-IDE DMA Master Mode Interface Controller |
| PC87415VCG | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PC87416 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
| PC87417 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。