參數(shù)資料
型號: PC87413
廠商: National Semiconductor Corporation
英文描述: LPC ServerI/O for Servers and Workstations
中文描述: LPC ServerI /服務(wù)器和工作站
文件頁數(shù): 235/257頁
文件大?。?/td> 3163K
代理商: PC87413
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁當(dāng)前第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁
11.0 Device Characteristics
(Continued)
Revision 1.2
235
www.national.com
P
11.2.7
Symbol:
OD
n
Output, TTL Compatible Open-Drain output buffer capable of sinking
n
mA. Output from these signals is open-drain and
is never forced high.
Output, Open-Drain Buffer
11.2.8
Symbol:
O
PCI
Output, PCI 3.3V
11.2.9
1. All pins are 5V tolerant except for the pins with PCI (IN
PCI
, O
PCI
) buffer types.
2. All pins are back-drive protected except for the pins with PCI (IN
PCI
, O
PCI
) and oscillator (O
OSC
) buffer types.
3. The following pins have an internal static pull-up resistor (when enabled) and therefore may have leakage current to
V
SUP
(when V
IN
= 0): ACK, AFD_DSTRB, ERR, INIT, PE, SLIN_ASTRB, STB_WRITE, PPDIS, P12, P16, P17, ACBCLK,
ACBDAT, PWBTIN, SLBTIN, PWBTOUT, GPIO00-07, GPIOE10-17, GPIO20-27, GPIO30-37, GPIOE40-47, GPIO50-55
and GPIO60-64.
4. The following pins have an internal static pull-down resistor (when enabled) and therefore may have leakage current to
V
SS
(when V
IN
= V
SUP
): BUSY_WAIT, PE and SLCT.
5. The following strap pins have an internal static pull-down resistor enabled during power-up reset and therefore may have
leakage current to V
SS
(when V
IN
= V
SUP
): BADDR, TRIS, CKIN48, XCNF2-0 and ACBSA.
6. When V
DD
= 0V, the following pins present a DC load to V
SS
of 30 K
minimum (not tested, guaranteed by design) for
a pin voltage of 0V to 3.6V: CTS1, CTS2, DCD1, DCD2, DSR1, DSR2, DTR1_BOUT1, DTR2_BOUT2, RI1, RI2, RTS1,
RTS2, SIN1, SIN2, SOUT1, SOUT2.
7. Output from SLCT, BUSY_WAIT (and PE if bit 2 of PP Confg0 register is 0) is open-drain in all SPP modes except in
SPP-Compatible mode when the setup mode is ECP-based FIFO and bit 4 of the Control2 parallel port register is 1.
Otherwise, output from these signals is level 2. External 4.7 K
pull-up resistors should be used.
8. Output from ACK, ERR (and PE if bit 2 of PP Confg0 register is set to 1) is open-drain in all SPP modes except in SPP-
Compatible mode when the setup mode is ECP-based FIFO and bit 4 of the Control2 parallel port register is set to 1.
Otherwise, output from these signals is level 2. External 4.7 K
pull-up resistors should be used.
9. Output from STB, AFD, INIT and SLIN is open-drain in all SPP modes, except in SPP-Compatible mode when the setup
mode is ECP-based (FIFO). Otherwise, output from these signals is level 2. External 4.7 K
pull-up resistors should be
used.
10. I
OH
is valid for a GPIO pin only when it is not configured as open-drain.
Exceptions
11.2.10 Terminology
Back-Drive Protection.
A pin that is back-drive protected does not sink current into the supply when an input voltage higher
than the supply, but below the pin’s maximum input voltage, is applied to the pin. This is true even when the supply is inac-
tive. Note that active pull-up resistors and active output buffers are typically not back-drive protected.
5-Volt Tolerance.
An input signal that is 5V tolerant can operate with input voltage of up to 5V even though the supply to
the device is only 3.3V. The actual maximum input voltage allowed to be supplied to the pin is indicated by the maximum
high voltage allowed for the input buffer. Note that some pins have multiple buffers, not all of which are 5V tolerant. In such
cases, there is a note that indicates at what conditions a 5V input may be applied to the pin; if there is no note, the low max-
imum voltage among the buffers is the maximum voltage allowed for the pin.
Symbol
Parameter
Conditions
Min
Max
Unit
V
OL
Output Low Voltage
I
OL
=
n
mA
0.4
V
I
OL
= 50
μ
A
0.2
V
Symbol
Parameter
Conditions
Min
Max
Unit
V
OH
Output High Voltage
l
out
=
500
μ
A
0.9 V
DD
V
V
OL
Output Low Voltage
l
out
=1500
μ
A
0.1 V
DD
V
相關(guān)PDF資料
PDF描述
PC87414 LPC ServerI/O for Servers and Workstations
PC87416 LPC ServerI/O for Servers and Workstations
PC87417 LPC ServerI/O for Servers and Workstations
PC87415 PCI-IDE DMA Master Mode Interface Controller
PC87415VCG PCI-IDE DMA Master Mode Interface Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC87414 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations
PC87415 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PCI-IDE DMA Master Mode Interface Controller
PC87415VCG 制造商:Rochester Electronics LLC 功能描述:- Bulk
PC87416 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations
PC87417 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations