- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365350 > PC87413 (National Semiconductor Corporation) LPC ServerI/O for Servers and Workstations PDF資料下載
參數(shù)資料
| 型號(hào)： | PC87413 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | LPC ServerI/O for Servers and Workstations |
| 中文描述： | LPC ServerI /服務(wù)器和工作站 |
| 文件頁數(shù)： | 165/257頁 |
| 文件大?。?/td> | 3163K |
| 代理商： | PC87413 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁當(dāng)前第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁
9.0 System Wake-Up Control (SWC)
(Continued)
Revision 1.2
165
www.national.com
P
Special Key Sequence mode also enables detection of a specific single keystroke. To program the Keyboard/Mouse Wake-
up Detector to wake-up on a single keystroke, perform the following sequence:
1. Set KBDMODE bit in the KBDWKCTL register to ‘0’ (see Section 9.3.16 on page 193).
2. Set KBEVCFG field in the PS2CTL register to 0001b.
3. Program the PS2KEY0 and PS2KEY1 registers to 00h. This forces the detector to ignore the values of incoming data,
thus causing it to detect a keyboard event on the single keystroke.
Power Management Mode.
In Power Management Key mode, the PS2KEY0 to PS2KEY7 register bank is divided into three
groups of registers: PS2KEY0 to PS2KEY2, PS2KEY3 to PS2KEY5 and PS2KEY6 to PS2KEY7. Each group can be pro-
grammed with different data bytes, allowing the bytes transmitted by the keyboard to be compared simultaneously with three
keystroke sequences. If the bytes transmitted by the keyboard (including Make and Break) are equal to the data bytes in
one register group, the related keyboard event is detected. The detection of Keyboard Event 1 (data in PS2KEY0-
PS2KEY2) sets the KBD_EVT1_STS bit, the detection of Keyboard Event 2 (data in PS2KEY3-PS2KEY5) sets the
KBD_EVT2_STS bit and the detection of Keyboard Event 3 (data in PS2KEY6-PS2KEY7) sets the KBD_EVT3_STS bit. All
three status bits are in the GPE1_STS_2 register (see Section 9.4.10 on page 210). Each status bit is cleared only when
the software writes ‘1’ to the bit. This mode enables the detection of any sequence of keys.
Note: Do not use a byte sequence that is a “subset” of the byte sequence of another (“superset”) Power Management key
event. The subset sequence has fewer bytes (set by the EVTxCFG fields in the KBDWKCTL register) than the superset se-
quence; the bytes contained in the subset sequence (as programed in the PS2KEY0 to PS2KEY7 registers) are identical to
the respective bytes of the superset sequence.
To program the Keyboard/Mouse Wake-up Detector to operate in Power Management Key mode, proceed as follows:
1. Set KBDMODE bit in the KBDWKCTL register to ‘1’ (see Section 9.3.16 on page 193).
2. Set each event configuration field (EVT1CFG, EVT2CFG and EVT3CFG) in the KBDWKCTL register to a value that in-
dicates the desired number of keystroke data bytes in the sequence, for each event. For example, to detect a sequence
of two received bytes, set EVTxCFG to 2h.
3. Program each group of the PS2KEY0-PS2KEY7 registers in sequential order with the data bytes of the keys in the se-
quence for each event.
Event Generation.
Keyboard event detection from KBCLK and KBDAT is enabled (for event generation) 1 second after the
V
SB
power is on. This prevents the detection of false events during Keyboard V
SB
power-On transitions. In addition, if the
Keyboard/Mouse Power Control feature (see Section 9.2.10 on page 175) is enabled by setting the VDDFLMUX bit to ‘1’ (in
the SIOCF2 register; see Section 3.7.3 on page 50), keyboard event detection is disabled for 2 seconds from the moment
the V
DD
power is turned off. If this feature is disabled (VDDFLMUX = ‘0’ in SIOCF2) keyboard event detection is enabled
regardless of the V
DD
power status; however, the wake-up becomes effective (V
DD
power is turned on) only 1 second after
the V
DD
power was turned off.
Power Button Event
A low level signal at PWBTIN indicates that the Power button was pressed. This input, filtered by a 16 ms debouncer, is
bridged to the PWBTOUT output to synchronize an external ACPI controller (which is optional).
A detected low level signal sets the PWRBTN_STS status bit in the PM1b_STS_HIGH register (see Section 9.4.3 on
page 205) and the PWBT_EVT_STS status bit in the GPE1_STS_2 register (see Section 9.4.10 on page 210). Note, how-
ever, that the PWRBTN_STS status bit is not set if the PWRBTN_EV_DIS bit in the ACPI_CFG register is reset (see Section
9.3.32 on page 201). This functionality is required for ACPI compatibility in case the Power button event is implemented in
an (optional) external ACPI controller. Both status bits are cleared when the software writes ‘1’ to any of them. If a low level
is present at the input when software writes ‘1’ to the status bit, the status bit remains set. The low level detection from PWB-
TIN is enabled (for event generation) 1 second after the V
SB
power is on. This prevents the detection of false events during
V
SB
power-On transitions.
The Power button event is always enabled for wake-up in any sleep state. In addition, the Power button event is the only
wake-up event available after a Power Button Override or a Crowbar condition (see Section 9.2.6 on page 172).
In Legacy Power Button mode (LEGACY_PWBT = 1 in the PWONCTL register; see Section 9.3.11 on page 188), a low-
level signal at PWBTIN, when the V
DD
power is on, generates an S45 current sleep state (see Section 9.2.3 on page 167),
which sets ONCTL to Off. In addition, the PWRBTN_STS and the PWBT_EVT_STS status bits are reset in this situation. In
this mode, the Power button event is the only wake-up event available after ONCTL is turned off.
Sleep Button Event
A low level on SLBTIN indicates the Sleep button was pressed. This input is also filtered by a 16 ms debouncer.
A detected low level sets the SLPBTN_STS status bit in the PM1b_STS_HIGH register (see Section 9.4.3 on page 205) and
the SLBT_EVT_STS status bit in the GPE1_STS_2 register (see Section 9.4.10 on page 210). Note, however, that the
SLPBTN_STS status bit is not set if the SLPBTN_EV_DIS bit in the ACPI_CFG register is reset (see Section 9.3.32 on
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC87414 | LPC ServerI/O for Servers and Workstations |
| PC87416 | LPC ServerI/O for Servers and Workstations |
| PC87417 | LPC ServerI/O for Servers and Workstations |
| PC87415 | PCI-IDE DMA Master Mode Interface Controller |
| PC87415VCG | PCI-IDE DMA Master Mode Interface Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC87414 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
| PC87415 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PCI-IDE DMA Master Mode Interface Controller |
| PC87415VCG | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PC87416 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
| PC87417 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。