- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365350 > PC87413 (National Semiconductor Corporation) LPC ServerI/O for Servers and Workstations PDF資料下載
參數(shù)資料
| 型號： | PC87413 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | LPC ServerI/O for Servers and Workstations |
| 中文描述： | LPC ServerI /服務(wù)器和工作站 |
| 文件頁數(shù)： | 114/257頁 |
| 文件大?。?/td> | 3163K |
| 代理商： | PC87413 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁當(dāng)前第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁
5.0 X-Bus Extension
(Continued)
www.national.com
114
Revision1.2
P
5.4.11
HAP0 and HAP1 registers hold the read/write protection and lock control bits for access control to XCS0 and XCS1, respec-
tively. Each register defines the access rights for a group of 16 blocks of the related chip select (see Section 5.3 on page 105
for more information on how to define these blocks). Each block is protected by three bits, which are accessed through the
block number written into the Host Access Protection Index field.
The lock bit for each block is cleared either by reset or by writing a ‘0’ through the ACCESS.bus (
PC87417
). When a lock
bit is cleared, the related write-protect flag is set and the read-protect flag is cleared.
Power Well:V
SB
Location:Offset 13h and 14h
Type:
Varies per bit
Host Access Protect Register (HAP0 to HAP1)
0
R/W or
RO
TRANSPD (X-Bus Transaction Speed).
When set to 1, removes the additional cycles from mode 0
read and write transactions. In this situation, the setting of WAITSEN bit in the XZCNF0 to XZCNF3
registers is ignored (wait states are disabled).
0: Sixteen additional CLK cycles (apart from the programmed number of wait states) are inserted into
mode 0 read and write transactions when accessing the XCSn (default)
1: No CLK cycles are inserted
Bit
7
6
5
4
3
2
1
0
Name
HAPINDX
INDXWR
LOCKXHP
HWRP
HRDP
Reset
0
0
0
0
0
0
1
0
Bit
Type
Description
7-4
R/W
HAPINDX (Host Access Protection Index).
Holds the index for the block number to be accessed by
the other fields in this register. All blocks are 16 KByte up to 1 MByte in size (see Section 5.3 on
page 105).
0000b - 1111b - index for block numbers of 0-15, respectively (0000b = default).
INDXWR (Index Write).
Indicates an index write transaction for which the value of bits 2-0 are ignored
(not written). This bit always returns ‘0’ when read.
0: Index and Data write transaction (writes bits 2-0 according to the newly written index); (default)
1: Index update write transaction (bits 2-0 are not updated by this write)
R/W1S
LOCKXHP (Lock Host Protection).
When set to ‘1’ through the LPC bus, this bit locks itself and the
two HWRP and HRDP protection bits by disabling writing to them. The block number these three bits
relate to is pointed to by the Index field. Once set, this bit can be cleared either by the V
DD
Power-Up
reset (or Hardware reset) or by the V
SB
Power-Up reset, according to the VSBLOCK bit in the
ACBLKCTL register (see Section 6.3.4 on page 128). In addition, this bit is cleared by setting the
UNLOCKX bit in the ACBLKCTL register (
PC87417
).
This bit may be set or reset through the ACCESS.bus (
PC87417
), regardless of its value (it is not self-
locking).
0: Changes to protection bits (2-0) for this block are enabled (default)
1: Protection bits (2-0) for this block are locked and their values cannot be changed
R/W or
RO
erasing of the flash memory connected to the XCSn. The block number affected by this field is the one
pointed to by the Index field.
0: Host writes to this block are allowed
1: Host writes to this block are inhibited (default)
R/W or
RO
flash memory connected to the XCSn. The block number affected by this field is the one pointed to by
the Index field.
0: Host reads from this block are allowed (default)
1: Host reads from this block are inhibited
3
WO
2
1
HWRP (Host Write Protection).
This bit prevents writes to a block, thus preventing programming or
0
HRDP (Host Read Protection).
This bit prevents reads from a block, thus protecting the contents of the
Bit
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC87414 | LPC ServerI/O for Servers and Workstations |
| PC87416 | LPC ServerI/O for Servers and Workstations |
| PC87417 | LPC ServerI/O for Servers and Workstations |
| PC87415 | PCI-IDE DMA Master Mode Interface Controller |
| PC87415VCG | PCI-IDE DMA Master Mode Interface Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC87414 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
| PC87415 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PCI-IDE DMA Master Mode Interface Controller |
| PC87415VCG | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PC87416 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
| PC87417 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。