參數(shù)資料
型號: PC87413
廠商: National Semiconductor Corporation
英文描述: LPC ServerI/O for Servers and Workstations
中文描述: LPC ServerI /服務(wù)器和工作站
文件頁數(shù): 167/257頁
文件大?。?/td> 3163K
代理商: PC87413
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁當(dāng)前第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁
9.0 System Wake-Up Control (SWC)
(Continued)
Revision 1.2
167
www.national.com
P
Software Power On/Off Events
A Software Power event is triggered when software writes ‘1’ to the SW_ON_CTL bit (for Power On) or to the SW_OFF_CTL
bit (for Power Off). After being written ‘1’, these bits automatically return to their default value of ‘0’. Both bits are located in
the SWC_CTL register (see Section 9.3.10 on page 187). If the V
DD
power is not preset, these two bits can be written ‘1’
through the ACCESS.bus (
PC87413 and PC87417
), which is powered by V
SB
.
A Software Power On event sets the SW_ON_STS status bit and a Software Power Off event sets the SW_OFF_STS status
bit. Both bits are in the GPE1_STS_3 register (see Section 9.4.11 on page 211). A status bit is cleared only when the soft-
ware writes ‘1’ to it.
9.2.3
Compliance with
ACPI Specification, Revision 1.0b, Feb. 2, 1999
requires the PC8741x devices to recognize the six system
states: Working (G0/S0), Sleeping (G1-S1 to G1-S4) and Soft-off (G2/S5). The system state is written by the host into the
SLP_TYPx field of the PM1b_CNT_HIGH register (see Section 9.4.7 on page 208) and updated by writing a ‘1’ to the
SLP_EN bit in the same register.
The value written in the SLP_TYPx field is translated to one of the internal states (S0 to S5), using the data programmed in
the Sleep Type Encoding registers. This translation mechanism allows the software to use any SLP_TYPx encoding scheme.
Each of the six Sleep Type Encoding registers (S0_SLP_TYP to S5_SLP_TYP; see Section 9.3.30 on page 199) contains
a 3-bit SLP_ENC_TYP field. The software must program this field with the SLP_TYPx code used for the internal state rep-
resented by the register. The software must program all six registers even if not all the system states are supported.
The SWC uses three current sleep states to control its operation. The six decoded internal states are converted to the current
sleep states as follows (see Section 9.2.5 for the usage of the current sleep states):
Sleep States
G
S0, S1 and S2 are converted to the S12 current state; this is the active state for the PC8741x device, with V
DD
and
V
SB
power supplies being On.
G
S3 is converted to the S3I current state; in this sleep state, the V
SB
power is On but the V
DD
power supply can be
On or Off, according to the setting of the S3I_VDD_ON bit in the SLP_ST_CFG register (see Section 9.3.31 on
page 200).
G
S4 is converted to either S3I or S45 current states, according to the setting of the S4_SELECT bit in the
SLP_ST_CFG register (see Section 9.3.31 on page 200).
G
S5 is converted to the S45 current state; in this sleep state, the V
SB
power is On but the V
DD
power supply is Off.
If an active (optional) ACPI controller is located in an external device, the SLPS3 and SLPS5 signals are used to determine
the system sleep state. This option is selected by setting both the EXTSTMUX bit in the SIOCF3 register (see Section 3.7.4
on page 51) and the EXT_ST_SELECT bit in the SLP_ST_CFG register (see Section 9.3.31 on page 200) to ‘1’. Table 41
shows how the levels of the SLPS3 and SLPS5 signals are converted to current sleep states.
Note
: The internal and external sleep state modes are mutually exclusive. The internal sleep state register
(PM1b_CNT_HIGH) should not be used when External Sleep State mode is selected. Similarly, pins SLPS3 and SLPS5
should not be used when Internal Sleep State mode is selected.
The use of the external SLPS3 and SLPS5 signals to determine the current sleep state is enabled 1 second after the V
SB
power is on. This prevents the selection of an erroneous current sleep state during V
SB
power-On transitions.
In Legacy Power Button mode, when the V
DD
power is on, an S45 current state is generated by a low-level signal at
PWBTIN.
Table 41. SLPS3, SLPS5 Conversion to Current Sleep States
SLPS3
SLPS5
Current Sleep State
1
1
S12
0
1
S3I
0
0
S45
1
0
Reserved
相關(guān)PDF資料
PDF描述
PC87414 LPC ServerI/O for Servers and Workstations
PC87416 LPC ServerI/O for Servers and Workstations
PC87417 LPC ServerI/O for Servers and Workstations
PC87415 PCI-IDE DMA Master Mode Interface Controller
PC87415VCG PCI-IDE DMA Master Mode Interface Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC87414 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations
PC87415 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PCI-IDE DMA Master Mode Interface Controller
PC87415VCG 制造商:Rochester Electronics LLC 功能描述:- Bulk
PC87416 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations
PC87417 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations