- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385001 > TMS34020 (Texas Instruments, Inc.) GRAPHICS PROCESSORS PDF資料下載
參數(shù)資料
| 型號(hào)： | TMS34020 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | GRAPHICS PROCESSORS |
| 中文描述： | 圖形處理器 |
| 文件頁(yè)數(shù)： | 8/82頁(yè) |
| 文件大?。?/td> | 1359K |
| 代理商： | TMS34020 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)
TMS34020, TMS34020A
GRAPHICS PROCESSORS
SPVS004D – MARCH 1990 – REVISED NOVEMBER 1993
8
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
Terminal Functions (Continued)
VIDEO INTERFACE
NAME
I/O
DESCRIPTION
HSYNC
I/O
Horizontal sync. HSYNC
is the horizontal sync signal that controls external video circuitry. You can program this
signal to be either an input or an output by modifying a control bit in the DPYCTL register.
As an
output,
HSYNC is the active-low horizontal-sync signal generated by the TMS34020’s on-chip video
timers.
As an
input
, HSYNC synchronizes the TMS34020 video-control registers to externally generated horizontal-sync
pulses. The actual synchronization can be programmed to begin at any VCLK cycle; this allows for any external
pipelining of signals.
Immediately following reset, HSYNC is configured as an input.
SCLK
I
Serial data clock.
This signal is the same as the signal that drives VRAM serial data registers. This allows the
TMS34020 to track the VRAM serial data register count, providing serial-register-transfer and midline-reload cycles.
(SCLK can be asynchronous to VCLK; however, it typically has a frequency that is a multiple of the VCLK frequency).
VCLK
I
Video clock.
This clock is derived from a multiple of the video system’s dotclock and is used internally to drive the
video timing logic.
VSYNC
I/O
Vertical sync. VSYNC
is the vertical sync signal that controls external video circuitry. You can program this signal
to be either an input or an output by modifying a control bit in the DPYCTL register.
As an
output,
VSYNC is the active-low vertical-sync signal generated by the TMS34020’s on-chip video timers.
As an
input
, VSYNC synchronizes the TMS34020 video-control registers to externally generated vertical-sync
pulses. The actual synchronization can be programmed to begin at any horizontal line; this allows for any external
pipelining of signals.
Immediately following reset, VSYNC is configured as an input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS3450NL | LED DUPLEX DIGITAL RADIO CLOCK |
| TMS3471CFS | 780- 】 488-pixel ccd image sensor |
| TMS3471 | 2/3-INCH NTSC TIMER |
| TMS3473 | PARALLEL DRIVER |
| TMS370C036A | 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS3450NL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS3459BNL | 制造商:Panasonic Industrial Company 功能描述:IC |
| TMS3471C | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS3472ADW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS3637D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。