- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385001 > TMS34020 (Texas Instruments, Inc.) GRAPHICS PROCESSORS PDF資料下載
參數(shù)資料
| 型號(hào)： | TMS34020 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | GRAPHICS PROCESSORS |
| 中文描述： | 圖形處理器 |
| 文件頁(yè)數(shù)： | 57/82頁(yè) |
| 文件大?。?/td> | 1359K |
| 代理商： | TMS34020 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)當(dāng)前第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)
TMS34020, TMS34020A
GRAPHICS PROCESSORS
SPVS004D – MARCH 1990 – REVISED NOVEMBER 1993
57
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
PARAMETER MEASUREMENT INFORMATION
CLKIN and RESET timing requirements
NO.
PARAMETER
’34020-32
’34020A-32
’34020A-40
UNIT
MIN
MAX
MIN
MAX
1
tc(CKI)
tw(CKIH)
tw(CKIL)
tt(CKI)
th(CKI-RSL)
tsu(RSH-CKI)
Period of CLKIN (tQ)
Pulse duration, CLKIN high
31.25
50
25
50
ns
2
10
8
ns
3
Pulse duration, CLKIN low
10
2
10
4
8
ns
4
Transition time, CLKIN
5
2
10
4
5
ns
5
Hold time, RESET low after CLKIN high
Setup time, RESET high to CLKIN
↑
ns
6
ns
7
t(RSL)
tw(RSL)
Pulse
duration,
RESET low
Initial reset during power up
160tQ– 40§
16tQ– 40§
160tQ– 40§
16tQ– 40§
ns
Reset during active operation
8
tsu(CSL-RSH)
Setup time of HCS low to RESET high to configure
self-bootstrap mode
8tQ+55
8tQ+55
ns
9
td(CS-RSH)
Delay from HCS
↑
to RESET high to configure self-
bootstrap mode
4tQ– 50
4tQ– 50
ns
10
tw(CSL)
Pulse duration, HCS low to configure GSP in self-
bootstrap mode
4tQ+55
4tQ+55
ns
These values are based on computer simulation and are not tested.
These timings are required only to synchronize the TMS34020 to a particular quarter cycle.
§The initial reset pulse on power up must remain valid until all internal states have been initialized. Resets applied after the TMS34020 has been
initialized need to be present only long enough to be recognized by the internal logic; the internal logic will maintain an internal reset until all internal
states have been initialized (34 LCLK1 cycles).
Parameter 9 is the maximum amount by which the RESET low-to-high transition can be delayed after the start of the HCS low-to-high transition
and still assure that the TMS34020 is configured to run in the self-bootstrap mode (HLT bit = 0) following the end of reset.
2
1
3
4
4
5
6
7
8
9
10
HCS
CLKIN
RESET
Figure 33. CLKIN and RESET Timing Requirements
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS3450NL | LED DUPLEX DIGITAL RADIO CLOCK |
| TMS3471CFS | 780- 】 488-pixel ccd image sensor |
| TMS3471 | 2/3-INCH NTSC TIMER |
| TMS3473 | PARALLEL DRIVER |
| TMS370C036A | 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS3450NL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS3459BNL | 制造商:Panasonic Industrial Company 功能描述:IC |
| TMS3471C | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS3472ADW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS3637D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。