參數(shù)資料
型號(hào)： TMS34020
廠商： Texas Instruments, Inc.
英文描述： GRAPHICS PROCESSORS
中文描述： 圖形處理器
文件頁(yè)數(shù)： 7/82頁(yè)
文件大?。?/td> 1359K
代理商： TMS34020
TMS34020, TMS34020A
GRAPHICS PROCESSORS
SPVS004D – MARCH 1990 – REVISED NOVEMBER 1993
7
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
Terminal Functions (Continued)
NAME
I/O
DESCRIPTION
POWER
VCC
VSS
I
Nominal 5-volt power supply inputs. 9 pins.
I
Electrical ground inputs. 17 pins.
EMULATION CONTROL
EMU0–EMU2
I
Emulation pins 0–2.
EMU3
O
Emulation pin 3.
MULTIPROCESSOR INTERFACE
GI
I
Bus grant input.
External bus artitration logic drives GI low to enable the TMS34020 to gain access to the
local-memory bus. The TMS34020 must release the bus if GI is high so that another device can access the bus.
R1, R0
O
Bus request and control.
These two signals indicate a request for use of the bus in a multiprocessor system; they
are decoded as shown below:
R1
0
0
1
1
R0
0
1
0
1
Bus Request Type
High-priority bus request
Bus-cycle termination
Low-priority bus request
No bus request pending
A high-priority bus request provides for VRAM serial-data-register transfer cycles (midline or blanked), DRAM
refresh (when 12 or more refresh cycles are pending), or a host-initiated access. The external arbitration logic should
grant the request as soon as possible by asserting GI low.
A low-priority bus request is used to provide for CPU-requested access and DRAM refresh (when less than 12
refresh cycles are pending).
Bus-cycle termination status is provided so that the arbitration logic can determine that the device currently
accessing the bus is completing an access and other devices can compete for the next bus cycle. A no bus request
pendingstatus is output when the currently active device does not require the bus on subsequent cycles.
VIDEO INTERFACE
CBLNK / VBLNK
O
Composite blanking/vertical blanking.
You can program this signal to select one of two blanking functions:
Composite blanking
for blanking the display during both horizontal and vertical retrace periods in
composite-sync-video mode.
Vertical blanking
for blanking the display during vertical retrace in separate-sync-video mode.
Immediately following reset, this signal is configured as a CBLNK output.
CSYNC / HBLNK
I/O
Composite sync/horizontal blanking.
You can program this signal to select one of two functions.
Composite sync
(either input or output as set by a control bit in the DPYCTL register) in composite-sync-video
mode:
Input:Extracts HSYNC and VSYNC from externally generated horizontal sync pulses.
Output: Generates active-low composite-sync pulses from either externally generated HSYNC and VSYNC
signals or signals generated by the TMS34020’s on-chip video timers.
Horizontal blank
(output only) for blanking the display during horizontal retrace in separate-sync-video mode.
Immediately following reset, this signal is configured as a CSYNC input.
For proper TMS34020 operation, all VCC and VSS pins must be connected externally.
相關(guān)PDF資料
PDF描述
TMS3450NL LED DUPLEX DIGITAL RADIO CLOCK
TMS3471CFS 780- 】 488-pixel ccd image sensor
TMS3471 2/3-INCH NTSC TIMER
TMS3473 PARALLEL DRIVER
TMS370C036A 8-BIT MICROCONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS3450NL 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMS3459BNL 制造商:Panasonic Industrial Company 功能描述:IC
TMS3471C 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMS3472ADW 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMS3637D 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*