- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385001 > TMS34020 (Texas Instruments, Inc.) GRAPHICS PROCESSORS PDF資料下載
參數(shù)資料
| 型號： | TMS34020 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | GRAPHICS PROCESSORS |
| 中文描述： | 圖形處理器 |
| 文件頁數(shù)： | 61/82頁 |
| 文件大?。?/td> | 1359K |
| 代理商： | TMS34020 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
TMS34020, TMS34020A
GRAPHICS PROCESSORS
SPVS004D – MARCH 1990 – REVISED NOVEMBER 1993
61
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
PARAMETER MEASUREMENT INFORMATION
host interface timing requirements (see Figure 36 and Note 3)
NO.
PARAMETER
’34020-32
’34020A-32
’34020A-40
UNIT
MIN
MAX
MIN
MAX
23
tsu(AV-CS
↓
)
th(CSL-AV)
tw(CSH)
tw(RDH)
tw(WRH)
tsu(RDH-WR
↓
)
tsu(WRH-RD
↓
)
tw(RDL)
tw(WRL)
tsu(CSL-WR
↑
)
tsu(RDL-CK2
↓
)
tsu(WRH-CK2
↓
)
th(CK2
↓
-RDH)
th(CK2
↓
-WRL)
tsu(RDH-CK2
↓
)
tsu(CSL-RD
↑
)
Setup time of address prior to HCS
↓
Hold time of address after HCS low
12
10
ns
24
12
10
ns
25
Pulse duration of HCS high
28
25
ns
26
Pulse duration of HREAD high
28
25
ns
27
Pulse duration of HWRITE high
Setup time, HREAD high to HWRITE
↓
Setup time, HWRITE high to HREAD
↓
28
25
ns
28
28
25
ns
29
28
25
ns
30
Pulse duration of HREAD low
18
15
ns
31
Pulse duration of HWRITE low
Setup time, HCS low to HWRITE
↑
Setup time, later of HCS low or HREAD low to LCLK2
↓
Setup time, later of HWRITE high or HCS high to LCLK2
↓
Hold time, HREAD high after LCLK2
↓
Hold time, HWRITE low after LCLK2
↓
Setup time, HREAD high to LCLK2
↓
, prefetch read mode
Setup time, HCS low to HREAD
↑
18
15
ns
32
18
30
30
0
0
30§
15
25
25
0
0
25§
ns
33
ns
34
ns
35
ns
36
ns
37
ns
38
18
15
ns
Setup time to insure recognition of input on this clock edge.
Hold time required to assure response on next clock edge. These values are based on computer simulation and are not tested.
§When the TMS34020 is set for block reads, use the deassertion of HREAD to request a local memory cycle at the next sequential address location.
NOTE 3: Although HCS, HREAD, and HWRITE can be totally asynchronous to the TMS34020, cycle responses to the signals are determined
by local memory cycles.
HA0–HA27
HBS0–HBS
3
23
25
35
33
37
29
24
28
31
27
34
36
32
26
38
30
HCS
HREAD
HWRITE
LCLK2
Figure 36. Host Interface Timing Requirements
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS3450NL | LED DUPLEX DIGITAL RADIO CLOCK |
| TMS3471CFS | 780- 】 488-pixel ccd image sensor |
| TMS3471 | 2/3-INCH NTSC TIMER |
| TMS3473 | PARALLEL DRIVER |
| TMS370C036A | 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS3450NL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS3459BNL | 制造商:Panasonic Industrial Company 功能描述:IC |
| TMS3471C | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS3472ADW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS3637D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。