參數(shù)資料
型號: AMD-640
廠商: Advanced Micro Devices, Inc.
英文描述: 64-Bit Socket 7 Interface, Integrated Write back Cache Controller, System Memory Controller, and PCI Bus Controller.(64位系統(tǒng)控制器(包括高速緩沖存儲器控制器,系統(tǒng)存儲器控制器和PCI總線控制器))
中文描述: 64位Socket 7的接口,集成寫回高速緩沖存儲器控制器,系統(tǒng)內(nèi)存控制器和PCI總線控制器。(64位系統(tǒng)控制器(包括高速緩沖存儲器控制器,系統(tǒng)存儲器控制器和的PCI總線控制器))
文件頁數(shù): 52/159頁
文件大小: 1900K
代理商: AMD-640
Functional Operation
5-13
21090C/0—June 1997
AMD-640 System Controller Data Sheet
Preliminary Information
5.2.3
Write Buffers
The AMD-640 system controller includes CPU-to-DRAM and
PCI-to-DRAM write buffers to improve performance during
cache read and write miss cycles.
On a cache read hit to a modified line, the buffers allow
subsequent cache lines to be read while the altered line is
written back to DRAM. On cache write misses, the AMD-640
system controller asserts the BRDY# line, enabling the
processor to start the next cycle while the buffered data is
written to DRAM.
The AMD-640 system controller also allows reads to bypass
pending writes (see Section 5.1.3, page 5-5).
5.2.4
Cacheable Region
Only DRAM attached to the AMD-640 system controller is
cacheable. The cacheable region is further limited by the
following factors:
n The size of the DRAM and cache
n The number of tag lines enabled by the Cache Control 1
configuration register, offset 50h (page 7-11)
n The settings in the Non-Cacheable Region configuration
registers, offsets 54h–57h (page 7-15)
n The cacheability of video and system BIOS as determined
by the Shadow Ram Control configuration registers, offsets
61h–63h (page 7-21)
The normal cacheable region is the lesser of the DRAM size
and 256 times the cache size (512 or 1024 if 9 or 10 tag bits,
respectively, are used). The normal cacheable region is
decoded automatically and does not require setting any
configuration registers.
Within the normal cacheable region, two noncacheable areas
can be specified by the Non-Cacheable Region configuration
registers (page 7-15).
The upper memory region (A0000h to FFFFFh) is
noncacheable by default because it corresponds to the
memory-mapped I/O ports. However, the video and system
相關(guān)PDF資料
PDF描述
AMD-645 Peripheral Bus Controller(外圍總線控制器)
AMD-751 System Bus, System Memory Controller, AGP Controller, and PCI Bus Controller(系統(tǒng)總線、系統(tǒng)存儲器控制器、AGP控制器和PCI總線控制器)
AMD-756 Peripheral Bus Controller(外圍總線控制器)
AMD ATHLON 32-Bit Microprocessor with 3D Multimedia Performance and Digital Video(32位微處理器帶3D多媒體性能和數(shù)字視頻)
AMD-K5 32-Bit Superior Price/Performance Value Microprocessor(32位高性/價比微處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AMD-640CHIPSET 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
AMD650-N10D-T 制造商:SMC Corporation of America 功能描述:Micro Mist Separator, 6000 L/min(ANR), 1-in NPT Port, N.O. Auto Drain, 99.9% Effic.
AMD-750 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AMD-750? Chipset Overview
AMD-751 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AMD-751 - AMD-751 System Controller Revision Guide
AMD-751AC 制造商:Advanced Micro Devices 功能描述:SYSTEM CONTROLLER, 492 Pin, BGA