參數(shù)資料
型號(hào): AMD-640
廠商: Advanced Micro Devices, Inc.
英文描述: 64-Bit Socket 7 Interface, Integrated Write back Cache Controller, System Memory Controller, and PCI Bus Controller.(64位系統(tǒng)控制器(包括高速緩沖存儲(chǔ)器控制器,系統(tǒng)存儲(chǔ)器控制器和PCI總線控制器))
中文描述: 64位Socket 7的接口,集成寫回高速緩沖存儲(chǔ)器控制器,系統(tǒng)內(nèi)存控制器和PCI總線控制器。(64位系統(tǒng)控制器(包括高速緩沖存儲(chǔ)器控制器,系統(tǒng)存儲(chǔ)器控制器和的PCI總線控制器))
文件頁數(shù): 103/159頁
文件大?。?/td> 1900K
代理商: AMD-640
7-6
Configuration Registers
AMD-640 System Controller Data Sheet
21090C/0—June 1997
Preliminary Information
Bits 15–10
Bit 9
Reserved (always reads 0)
Fast Back-to-Back Cycle Enable (RW)
—See Section 5.4.7 on page 5-52 for a
discussion of back-to-back cycles.
0=Fast back-to-back transactions only allowed to the same agent
(default)
1=Fast back-to-back transactions allowed to different agents
SERR# Enable (RW)
—This bit does not affect setting of bit 14 in offset 07h–
06h.
0=SERR# driver disabled (default)
1=SERR# driver enabled
Note:
If a system error occurs, SERR# may be asserted by a PCI master or by
the AMD-645 peripheral bus controller.
Address/Data Stepping (always reads 0)
0=Device never does stepping
Reserved (RW)
—This bit must remain at the default value of 0.
VGA Palette Snoop (always reads 0)
0=Palette accesses generate normal PCI cycles
Memory Write and Invalidate Command (always reads 1)
—This feature increases
overall performance by eliminating cache writebacks when a PCI initiator
writes to the address of a modified line. The AMD-640 system controller
invalidates the cache line rather than writing it back to DRAM.
1=Bus initiators may generate Memory Write and Invalidate
Special Cycle Monitoring (always reads 0)
0=Special cycles not monitored
Initiator Enable (always reads 1)
1=AMD-640 system controller can behave as bus initiator
Memory Space (always reads 1)
1=Responds to memory space
I/O Space (always reads 1)
1=Responds to I/O space
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
7.3.3
Command
(Offset 05h–04h)
Bits 15–10
9
8
7
6
5
4
3
2
1
Bit 0
Reserved
0
FBBCE
0
SERRE
0
STEP
0
Reserved VGAPS
0
MWIC
1
SCMON
0
INITEN MEMSPC IOSPC
1
1
Reset
0
1
相關(guān)PDF資料
PDF描述
AMD-645 Peripheral Bus Controller(外圍總線控制器)
AMD-751 System Bus, System Memory Controller, AGP Controller, and PCI Bus Controller(系統(tǒng)總線、系統(tǒng)存儲(chǔ)器控制器、AGP控制器和PCI總線控制器)
AMD-756 Peripheral Bus Controller(外圍總線控制器)
AMD ATHLON 32-Bit Microprocessor with 3D Multimedia Performance and Digital Video(32位微處理器帶3D多媒體性能和數(shù)字視頻)
AMD-K5 32-Bit Superior Price/Performance Value Microprocessor(32位高性/價(jià)比微處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AMD-640CHIPSET 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
AMD650-N10D-T 制造商:SMC Corporation of America 功能描述:Micro Mist Separator, 6000 L/min(ANR), 1-in NPT Port, N.O. Auto Drain, 99.9% Effic.
AMD-750 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AMD-750? Chipset Overview
AMD-751 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AMD-751 - AMD-751 System Controller Revision Guide
AMD-751AC 制造商:Advanced Micro Devices 功能描述:SYSTEM CONTROLLER, 492 Pin, BGA