![](http://datasheet.mmic.net.cn/280000/HMS30C7202N_datasheet_16073790/HMS30C7202N_89.png)
HMS30C7202N
2004 MagnaChip Semiconductor Ltd. All Rights Reserved. Version 1.1
- 84 -
9.4
The Sound Control Unit (SCU) is an interface block to transfer sound data to external speakers.
The SCU is an interface block used to send data to the external speaker through the internal 8-bit DA
converter. It can process 44.1/22.05/11.025/8KHz sampled 8-bit mono or 16-bit stereo sound data.
This unit has a 32-bit register to receive sound data from the CPU through DMA or interrupt mode. This unit
requests the DMA or interrupt controller every 32-bit processing time, which depends on the sampling
frequency. It has two separate signals for DAC that indicate the direction of data for the stereo sound. Either
higher or lower byte of 16-bit stereo sound data can be played through the left or right speaker by
programming the control register. During mono playback, this unit sends the same data for the left and right
channels.
There are two test registers. Both these registers should be cleared during normal operation. TICCLK port is
also assigned for production test only.
Features
z
Sound playback
z
Supports programmable sampling rate
z
32-bit internal data register for DMA
z
Auto DMA request
z
8-bit resolution DAC control
z
Supports non-overlapping left/right signal for DAC
z
Supports test mode
9.4.1
External Signals
Sound Interface
Pin Name
ADACR
ADACL
Type
O
O
Description
Sound DAC output for Right
Sound DAC output for Left
9.4.2
Registers
Address
0x8001.3000
0x8001.3004
Table 9-17 Sound Controller Register Summary
9.4.2.1
SCONT
Name
SCONT
SDADR
Width
8
32
Default
0x0
0x0
Description
Control register
Data register
0x8001.3000
0
INT
-
Reserved
7
MONO
6
DMA
5
POR
4
DAC
3
RL
2
SAMP
1
Bits
7
Type
R/W
Function
0 – stereo
1 – mono
DMA request masking bit
0 - masking
1 – unmasking
This bit should be cleared to minimize power consumption when not in use.
0 - power down mode
1 - normal mode
DAC operation enable/disable. During disabled, DAC is in power save mode.
0 - DAC disable
1 - DAC enable
When cleared, lower byte data goes to left speaker. (ADACL pin)
0 - lower byte data goes to ADACL pin
1 - lower byte data goes to ADACR pin
Programmable sampling rate
6*
R/W
5
R/W
4
R/W
3
R/W
2:1
R/W